A Power-Efficient 10T D Flip-Flop with Dual Line of Four Switches using 65nm CMOS Technology
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Elim | - |
dc.contributor.author | Kim, Youngmin | - |
dc.date.accessioned | 2024-03-06T10:00:21Z | - |
dc.date.available | 2024-03-06T10:00:21Z | - |
dc.date.issued | 2023 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/32726 | - |
dc.description.abstract | D flip-flops play a critical role as components in digital circuits, providing the ability to store data and ensure synchronization. In the realm of AI and modern digital electronics, the increasing need for low power consumption, high-speed operation, and miniaturization stems from the desire to enhance energy efficiency, enable real-time processing, and seamlessly integrate AI functionalities into compact and portable devices. These technological advancements will significantly contribute to the widespread adoption of AI across various industries and applications. We propose a novel 10T D Flip-Flop structure with NMOS switch-based pass gate and Inverter. The proposed circuit is designed and simulated at 1.2 V in a 65-nm CMOS process and uses the fewest transistors, compared to other conventional D flip-flop circuits, and the average power consumption is approximately 29 times lower than the most recently proposed TSPC flip-flop circuit. © 2023 IEEE. | - |
dc.format.extent | 2 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A Power-Efficient 10T D Flip-Flop with Dual Line of Four Switches using 65nm CMOS Technology | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/ISOCC59558.2023.10396628 | - |
dc.identifier.scopusid | 2-s2.0-85184795428 | - |
dc.identifier.wosid | 001169439300148 | - |
dc.identifier.bibliographicCitation | Proceedings - International SoC Design Conference 2023, ISOCC 2023, pp 315 - 316 | - |
dc.citation.title | Proceedings - International SoC Design Conference 2023, ISOCC 2023 | - |
dc.citation.startPage | 315 | - |
dc.citation.endPage | 316 | - |
dc.type.docType | Proceedings Paper | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Theory & Methods | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Critical Path | - |
dc.subject.keywordAuthor | D Flip-Flop | - |
dc.subject.keywordAuthor | Digital circuit | - |
dc.subject.keywordAuthor | Dual Line | - |
dc.subject.keywordAuthor | Low power | - |
dc.subject.keywordAuthor | Sequential circuit | - |
dc.subject.keywordAuthor | Switch | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.