A low-power fast-lock DCC with a digital duty-cycle adjuster for LPDDR3 and LPDDR4 DRAMs
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Jongsun | - |
dc.contributor.author | Han, S. W. | - |
dc.date.available | 2020-07-10T04:28:49Z | - |
dc.date.created | 2020-07-06 | - |
dc.date.issued | 2018-04-10 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/3845 | - |
dc.description.abstract | A new low-power, fast-lock duty-cycle corrector (DCC) circuit with a digital duty-cycle adjuster (DCA) for mobile LPDDR3/LPDDR4 DRAMs is presented. The proposed DCC utilizes a digital feedback delay element (DFDE) to achieve wide duty-cycle correction and operating frequency ranges with low power consumption and fast lock capability. To obtain fast locking time and high duty-cycle correction accuracy, a 6-bit successive approximation register (SAR) controller utilizing a hybrid search algorithm is adopted. The measured duty-cycle error is less than +/- 0.85% over a 30-70% input duty-cycle range at 0.2-1.5 GHz. The DCC, which is fabricated in a 0.13-mu m CMOS process, dissipates only 1.9 mW at 1 GHz and occupies an area of 0.036 mm(2). | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.subject | CORRECTOR | - |
dc.subject | CIRCUIT | - |
dc.title | A low-power fast-lock DCC with a digital duty-cycle adjuster for LPDDR3 and LPDDR4 DRAMs | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.1587/elex.15.20180156 | - |
dc.identifier.scopusid | 2-s2.0-85047015507 | - |
dc.identifier.wosid | 000433050200010 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.15, no.7 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 15 | - |
dc.citation.number | 7 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | CORRECTOR | - |
dc.subject.keywordPlus | CIRCUIT | - |
dc.subject.keywordAuthor | duty-cycle corrector | - |
dc.subject.keywordAuthor | LPDDR3 | - |
dc.subject.keywordAuthor | LPDDR4 | - |
dc.subject.keywordAuthor | SDRAM | - |
dc.subject.keywordAuthor | memory | - |
dc.subject.keywordAuthor | DRAM | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.