5 GHz all-digital delay-locked loop for future memory systems beyond double data rate 4 synchronous dynamic random access memory
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Dongyeol | - |
dc.contributor.author | Kim, Jongsun | - |
dc.date.available | 2020-07-10T06:43:35Z | - |
dc.date.created | 2020-07-06 | - |
dc.date.issued | 2015-11-19 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/9009 | - |
dc.description.abstract | A new low-power, fast-locking, all-digital delay-locked loop (DLL) that uses a disposable time-to-digital converter (TDC) is presented for future memory systems beyond double data rate 4. To achieve fast locking and high-frequency operation, the proposed DLL utilises a new hybrid (TDC + binary + sequential) search algorithm that results in a fast locking time of 11 clock cycles without the false lock and harmonic lock problems. By minimising the intrinsic delay of the digital delay line, the proposed DLL achieves an operating frequency range of 1.5-5.0 GHz which is higher than that of the current state-of-the-art all-digital DLLs. The DLL is fabricated in a 65 nm CMOS process and it achieves a peak-to-peak (p-p) output clock jitter of 14 ps (with a p-p input clock jitter of 8 ps) at 5 GHz. The DLL consumes 6.9 mW at 1 V and occupies an active area of 0.025 mm(2). | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.subject | DLL | - |
dc.title | 5 GHz all-digital delay-locked loop for future memory systems beyond double data rate 4 synchronous dynamic random access memory | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.1049/el.2015.2876 | - |
dc.identifier.scopusid | 2-s2.0-84948391922 | - |
dc.identifier.wosid | 000365573200010 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.51, no.24, pp.1973 - 1974 | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 51 | - |
dc.citation.number | 24 | - |
dc.citation.startPage | 1973 | - |
dc.citation.endPage | 1974 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | DLL | - |
dc.subject.keywordAuthor | random-access storage | - |
dc.subject.keywordAuthor | time-digital conversion | - |
dc.subject.keywordAuthor | search problems | - |
dc.subject.keywordAuthor | clocks | - |
dc.subject.keywordAuthor | CMOS memory circuits | - |
dc.subject.keywordAuthor | timing jitter | - |
dc.subject.keywordAuthor | synchronisation | - |
dc.subject.keywordAuthor | low-power electronics | - |
dc.subject.keywordAuthor | memory systems | - |
dc.subject.keywordAuthor | synchronous dynamic random access memory | - |
dc.subject.keywordAuthor | all-digital delay-locked loop | - |
dc.subject.keywordAuthor | low-power DLL | - |
dc.subject.keywordAuthor | fast-locking DLL | - |
dc.subject.keywordAuthor | time-to-digital converter | - |
dc.subject.keywordAuthor | hybrid search algorithm | - |
dc.subject.keywordAuthor | TDC search algorithm | - |
dc.subject.keywordAuthor | binary search algorithm | - |
dc.subject.keywordAuthor | sequential search algorithm | - |
dc.subject.keywordAuthor | clock cycles | - |
dc.subject.keywordAuthor | harmonic lock problems | - |
dc.subject.keywordAuthor | intrinsic delay | - |
dc.subject.keywordAuthor | digital delay line | - |
dc.subject.keywordAuthor | CMOS process | - |
dc.subject.keywordAuthor | peak-to-peak output clock jitter | - |
dc.subject.keywordAuthor | p-p output clock jitter | - |
dc.subject.keywordAuthor | frequency 1 | - |
dc.subject.keywordAuthor | 5 GHz to 5 | - |
dc.subject.keywordAuthor | 0 GHz | - |
dc.subject.keywordAuthor | size 65 nm | - |
dc.subject.keywordAuthor | power 6 | - |
dc.subject.keywordAuthor | 9 mW | - |
dc.subject.keywordAuthor | voltage 1 V | - |
dc.subject.keywordAuthor | size 0 | - |
dc.subject.keywordAuthor | 025 mm | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.