Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Optimized Hardware Design using Sobel and Median Filters for Lane DetectionOptimized Hardware Design using Sobel and Median Filters for Lane Detection

Other Titles
Optimized Hardware Design using Sobel and Median Filters for Lane Detection
Authors
이창용김영형이용환
Issue Date
2019
Publisher
한국정보기술학회
Keywords
image processing; parallel processing; pipeline structure; median filter; Sobel edge detection; lane detection; YCbCr; Verilog; HDL
Citation
한국정보기술학회 영문논문지, v.9, no.1, pp.115 - 125
Journal Title
한국정보기술학회 영문논문지
Volume
9
Number
1
Start Page
115
End Page
125
URI
https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/240
DOI
10.14801/JAITC.2019.9.1.115
ISSN
2234-1072
Abstract
In this paper, the image is received from the camera and the lane is sensed. There are various ways to detect lanes. Generally, the method of detecting edges uses a lot of the Sobel edge detection and the Canny edge detection. The minimum use of multiplication and division is used when designing for the hardware configuration. The images are tested using a black box image mounted on the vehicle. Because the top of the image of the used the black box is mostly background, the calculation process is excluded. Also, to speed up, YCbCr is calculated from the image and only the data for the desired color, white and yellow lane, is obtained to detect the lane. The median filter is used to remove noise from images. Intermediate filters excel at noise rejection, but they generally take a long time to compare all values. In this paper, by using addition, the time can be shortened by obtaining and using the result value of the median filter. In case of the Sobel edge detection, the speed is faster and noise sensitive compared to the Canny edge detection. These shortcomings are constructed using complementary algorithms. It also organizes and processes data into parallel processing pipelines. To reduce the size of memory, the system does not use memory to store all data at each step, but stores it using four line buffers. Three line buffers perform mask operations, and one line buffer stores new data at the same time as the operation. Through this work, memory can use six times faster the processing speed and about 33% greater quantity than other methods presented in this paper. The target operating frequency is designed so that the system operates at 50MHz. It is possible to use 2157fps for the images of 640by360 size based on the target operating frequency, 540fps for the HD images and 240fps for the Full HD images, which can be used for most images with 30fps as well as 60fps for the images with 60fps. The maximum operating frequency can be used for larger amounts of the frame processing.
Files in This Item
There are no files associated with this item.
Appears in
Collections
Department of IT Convergence > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Kim, Young Hyung photo

Kim, Young Hyung
College of Engineering (Department of IT Convergence)
Read more

Altmetrics

Total Views & Downloads

BROWSE