Carry save adder and carry look ahead adder using inverter chain based coplanar QCA full adder for low energy dissipation
- Authors
- Erniyazov, Sarvarbek; Jeon, Jun-Cheol
- Issue Date
- 15-Apr-2019
- Publisher
- ELSEVIER SCIENCE BV
- Citation
- MICROELECTRONIC ENGINEERING, v.211, pp 37 - 43
- Pages
- 7
- Journal Title
- MICROELECTRONIC ENGINEERING
- Volume
- 211
- Start Page
- 37
- End Page
- 43
- URI
- https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/25542
- DOI
- 10.1016/j.mee.2019.03.015
- ISSN
- 0167-9317
1873-5568
- Abstract
- Quantum-dot cellular automata (QCA) technology offers the potential option for performing transistor-less calculations at the nanoscale. In this paper, we introduce a new full adder structure using an inverter chain on a single layer. By utilizing the proposed full adder structure, we design and implement a carry save adder and carry look-ahead adder. Some of these techniques like pipeline structures or asynchronous timing becoming more attractive and are gaining more attention than other solutions. This paper mainly focuses on the high circuit density and energy-efficient aspects of QCA circuits. The design exploits the inherent pipeline nature of QCA, which can lead to an enormous reduction in area using an inverter chain since all computations can be computed in a single block. A comparison among our results and typical structures shows that the presented structures outperformed the best existing designs with respect to area, latency, and cell count. Our structures are more suitable elements for realizing complex QCA circuits with very high operating speed. Functional verification and energy consumption analyses were conducted by well known tools.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - Department of Computer Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.