A 1.8 V 40-MS/sec 10-bit 0.18-µm CMOS Pipelined ADC using a Bootstrapped Switch with Constant Resistance
- Authors
- 어지훈; 장영찬; 김상훈; 김문규
- Issue Date
- 2012
- Publisher
- 한국정보통신학회
- Keywords
- Pipelined; Analog to digital converter; Bootstrapped switch
- Citation
- Journal of Information and Communication Convergence Engineering, v.10, no.1, pp.85 - 90
- Journal Title
- Journal of Information and Communication Convergence Engineering
- Volume
- 10
- Number
- 1
- Start Page
- 85
- End Page
- 90
- URI
- https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/2686
- ISSN
- 2234-8255
- Abstract
- A 40-MS/sec 10-bit pipelined analog to digital converter (ADC) with a 1.2 Vpp differential input signal is proposed. The implemented pipelined ADC consists of eight stages of 1.5 bit/stage, one stage of 2 bit/stage, a digital error correction block, band-gap reference circuit & reference driver, and clock generator. The 1.5 bit/stage consists of a sub-ADC, digital to analog (DAC), and gain stage, and the 2.0 bit/stage consists of only a 2-bit sub-ADC. A bootstrapped switch with a constant resistance is proposed to improve the linearity of the input switch. It reduces the maximum VGS variation of the conventional bootstrapped switch by 67%. The proposed bootstrapped switch is used in the first 1.5 bit/stage instead of a sample-hold amplifier (SHA). This results in the reduction of the hardware and power consumption. It also increases the input bandwidth and dynamic performance. A reference voltage for the ADC is driven by using an on-chip reference driver without an external reference. A digital error correction with a redundancy is also used to compensate for analog noise such as an input offset voltage of a comparator and a gain error of a gain stage. The proposed pipelined ADC is implemented by using a 0.18-µm 1-poly 5-metal CMOS process with a 1.8 V supply. The total area including a power decoupling capacitor and the power consumption are 0.95 mm2 and 51.5 mW, respectively. The signal-to-noise and distortion ratio (SNDR) is 56.15 dB at the Nyquist frequency, resulting in an effective number of bits (ENOB) of 9.03 bits.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - School of Electronic Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/kumoh/handle/2020.sw.kumoh/2686)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.