A 0.33-1 GHz Open-Loop Duty Cycle Corrector With Digital Falling Edge Modulator
- Authors
- Kang, KT[Kang, Kyung-Tae]; Kim, SY[Kim, Sang-Yun]; Kim, SJ[Kim, Sung Jin]; Lee, D[Lee, Dongsoo]; Yoo, SS[Yoo, Sang-Sun]; Lee, KY[Lee, Kang-Yoon]
- Issue Date
- Dec-2018
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- Open-loop duty cycle corrector; falling edge modulator; phase interpolator
- Citation
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.65, no.12, pp.1949 - 1953
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- Volume
- 65
- Number
- 12
- Start Page
- 1949
- End Page
- 1953
- URI
- https://scholarworks.bwise.kr/skku/handle/2021.sw.skku/16582
- DOI
- 10.1109/TCSII.2018.2811412
- ISSN
- 1549-7747
- Abstract
- This brief presents an open-loop duty cycle corrector (DCC) with digital falling edge modulator. The proposed DCC consists of a loop delay chain for edge alignment and a falling edge modulator to enhance the phase interpolating limit. These features improved the duty offset correction range at high frequency besides low frequency with fast lock time and without degrading the signal integrity of the junction of a phase interpolator. The proposed DCC was fabricated in a TSMC 55-nm CMOS technology with 1-V supply voltage and the area occupied 0.0186 mm(2). The measured results show that the duty cycle error of the output clock was adjusted to less than 2% when the duty cycle ratio of the input clock was changed from 80% to 20% at 1 GHz, and the lock cycle consumed only five cycles. At 1 GHz, the power consumption was 2.09 mW and the peak-to-peak jitter was measured at 12.53 ps.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - Information and Communication Engineering > School of Electronic and Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.