The demonstration of S2P (Serial-to-parallel) converter with address allocation method using 28 nm CMOS technologyopen access
- Authors
- Kim, M.-S.[Kim, M.-S.]; Yang, Y.[Yang, Y.]; Koo, H.[Koo, H.]; Oh, H.[Oh, H.]
- Issue Date
- Jan-2021
- Publisher
- MDPI AG
- Keywords
- 28 nm CMOS; 5G; Digital controller; Embedded hardware system; Embedded system; FPGA; Low power; RF Front-End; Serial to parallel converter
- Citation
- Applied Sciences (Switzerland), v.11, no.1, pp.1 - 8
- Indexed
- SCIE
SCOPUS
- Journal Title
- Applied Sciences (Switzerland)
- Volume
- 11
- Number
- 1
- Start Page
- 1
- End Page
- 8
- URI
- https://scholarworks.bwise.kr/skku/handle/2021.sw.skku/25067
- DOI
- 10.3390/app11010429
- ISSN
- 2076-3417
- Abstract
- To improve the performance of analog, RF, and digital integrated circuits, the cutting-edge advanced CMOS technology has been widely utilized. We successfully designed and implemented a high-speed and low-power serial-to-parallel (S2P) converter for 5G applications based on the 28 nm CMOS technology. It can update data easily and quickly using the proposed address allocation method. To verify the performances, an embedded system (NI-FPGA) for fast clock generation on the evaluation board level was also used. The proposed S2P converter circuit shows extremely low power consumption of 28.1 uW at 0.91 V with a core die area of 60 × 60 µm2 and operates successfully over a wide clock frequency range from 5 M to 40 MHz. © 2021 by the authors. Licensee MDPI, Basel, Switzerland.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - Information and Communication Engineering > School of Electronic and Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.