A Wide Input Range, 95.4% Power Efficiency DC-DC Buck Converter with a Phase-Locked Loop in 0.18 mu m BCDopen accessA Wide Input Range, 95.4% Power Efficiency DC-DC Buck Converter with a Phase-Locked Loop in 0.18 μm BCD
- Other Titles
- A Wide Input Range, 95.4% Power Efficiency DC-DC Buck Converter with a Phase-Locked Loop in 0.18 μm BCD
- Authors
- Kim, H[Kim, Hongjin]; Park, YJ[Park, Young-Jun]; Park, JH[Park, Ju-Hyun]; Ryu, HC[Ryu, Ho-Cheol]; Pu, YG[Pu, Young-Gun]; Lee, M[Lee, Minjae]; Hwang, K[Hwang, Keumcheol]; Yang, Y[Yang, Younggoo]; Lee, KY[Lee, Kang-Yoon]
- Issue Date
- Nov-2016
- Publisher
- KOREAN INST POWER ELECTRONICS
- Keywords
- DC-DC buck converter; Frequency mode control; High efficiency; PLL; PWM; Wide input range
- Citation
- JOURNAL OF POWER ELECTRONICS, v.16, no.6, pp.2024 - 2034
- Indexed
- SCIE
SCOPUS
KCI
- Journal Title
- JOURNAL OF POWER ELECTRONICS
- Volume
- 16
- Number
- 6
- Start Page
- 2024
- End Page
- 2034
- URI
- https://scholarworks.bwise.kr/skku/handle/2021.sw.skku/34590
- DOI
- 10.6113/JPE.2016.16.6.2024
- ISSN
- 1598-2092
- Abstract
- This paper presents a DC-DC buck converter with a Phase-Locked Loop (PLL) that can compensates for power efficiency degradation over a wide input range. Its switching frequency is kept at 2 MHz and the delay difference between the High side driver and the Low side driver can be minimized with respect to Process, Voltage and Temperature (PVT) variations by adopting the PLL. The operation mode of the proposed DC-DC buck converter is automatically changed to Pulse Width Modulation (PWM) or PWM frequency modes according to the load condition (heavy load or light load) while supporting a maximum load current of up to 1.2 A. The PWM frequency mode is used to extend the CCM region under the light load condition for the PWM operation. As a result, high efficiency can be achieved under the light load condition by the PWM frequency mode and the delay compensation with the PLL. The proposed DC-DC buck converter is fabricated with a 0.18 mu m BCD process, and the die area is 3.96 mm(2). It is implemented to have over a 90 % efficiency at an output voltage of 5 V when the input range is between 8 V and 20 V. As a result, the variation in the power efficiency is less than 1 % and the maximum efficiency of the proposed DC-DC buck converter with the PLL is 95.4 %.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - Information and Communication Engineering > School of Electronic and Electrical Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/skku/handle/2021.sw.skku/34590)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.