Detailed Information

Cited 5 time in webofscience Cited 0 time in scopus
Metadata Downloads

A Study on the Charge Trapping Characteristics of High-k Laminated Traps

Authors
Yoo, J[Yoo, Jinhyuk]Kim, S[Kim, Soonkon]Jeon, W[Jeon, Woojin]Park, A[Park, Areum]Choi, D[Choi, Donghee]Choi, B[Choi, Byoungdeog]
Issue Date
Sep-2019
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Keywords
Charge trap; data retention; high-k laminated; interface trap; 3D NAND CTF
Citation
IEEE ELECTRON DEVICE LETTERS, v.40, no.9, pp.1427 - 1430
Indexed
SCIE
SCOPUS
Journal Title
IEEE ELECTRON DEVICE LETTERS
Volume
40
Number
9
Start Page
1427
End Page
1430
URI
https://scholarworks.bwise.kr/skku/handle/2021.sw.skku/8951
DOI
10.1109/LED.2019.2932007
ISSN
0741-3106
Abstract
The charge trapping characteristics of the high-k laminated traps with different thickness ratios were investigated in order to improve the distribution of threshold voltage and the charge loss problems in 3D NAND flash memories with TCAT structure. In this letter, the interfacial layers are formed between the HfO2/Al2O3 laminated films, which increase trap sites and improve charge storage capability. In addition, due to the difference in bandgap between HfO2 and Al2O3, the HfO2 layer forms a deep quantum well and the Al2O3 layer acts as a barrier to prevent the loss of electrons captured in the charge trapping layer. The barriers prevent trapped electrons from escaping to other layers. In other words, it reduces the loss of charges from the charge trapping layer to Si or gate electrode. Also, the number of interfaces and the ratio of appropriate laminate film thickness are important factors for obtaining good data retention characteristics. The experimental results show a higher charge storage density and a larger memory window of 11.5 V in the structure that has many interfaces and a 1/1 of HfO2/Al2O3 thickness ratio. In this structure, the leakage current is 4.61 x 10(-9) A/cm(2) and charge loss rate is 14.9%, which are the lowest values in tested structures. The proposed high-k laminated trap structure may be very useful in future 3D NAND flash memory device applications.
Files in This Item
There are no files associated with this item.
Appears in
Collections
Information and Communication Engineering > School of Electronic and Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher CHOI, BYOUNG DEOG photo

CHOI, BYOUNG DEOG
Information and Communication Engineering (Electronic and Electrical Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE