Hardware Implementation of HEVC CABAC Binarizer
- Authors
- Duyen Hai Pham; 문전학; 이성수
- Issue Date
- Sep-2014
- Publisher
- 한국전기전자학회
- Keywords
- HEVC; CABAC; binarizer; hardware; implementation
- Citation
- 전기전자학회논문지, v.18, no.3, pp.356 - 361
- Journal Title
- 전기전자학회논문지
- Volume
- 18
- Number
- 3
- Start Page
- 356
- End Page
- 361
- URI
- http://scholarworks.bwise.kr/ssu/handle/2018.sw.ssu/10530
- DOI
- 10.7471/ikeee.2014.18.3.356
- ISSN
- 1226-7244
- Abstract
- This paper proposes hardware architecture of HEVC (high efficiency video coding) CABAC (context-based adaptive binary arithmetic coding) binarizer. The proposed binarizer was designed and implemented as an independent module that can be integrated into HEVC CABAC encoder. It generates each bin string of each syntax element in a single cycle. It consists of controller module, TU (truncated unary binarization) module, TR (truncated Rice binarization) module, FL (fixed length binarization) module, EGK (k-th order exp-Golomb coding) module, CALR (coeff_abs_level_remaining) module, QP Delta (cu_qp_delta_abs) module, Intra Pred (intra_chroma_ pred_mode) module, Inter Pred (inter_pred_idc) module, and Part Mode (part_mode) module. The proposed binarizer was designed in Verilog HDL, and it was implemented in 45 nm technology. Its operating speed, gate count, and power consumption are 200 MHz, 1,678 gates, and 50 uW, respectively.
- Files in This Item
-
Go to Link
- Appears in
Collections - College of Information Technology > ETC > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.