A high-speed link layer architecture for low latency and memory cost reduction
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Jaesung | - |
dc.contributor.author | Lee, Hyuk-Jae | - |
dc.contributor.author | Lee, Chanho | - |
dc.date.available | 2018-05-10T17:07:08Z | - |
dc.date.created | 2018-04-17 | - |
dc.date.issued | 2007 | - |
dc.identifier.issn | 0010-4620 | - |
dc.identifier.uri | http://scholarworks.bwise.kr/ssu/handle/2018.sw.ssu/18556 | - |
dc.description.abstract | This paper presents the design and implementation of the InfiniBand link layer with special efforts made for packet latency reduction and buffer space optimization. The link layer is designed to avoid any architectural conflict while its components are executed in parallel as far as possible. For highspeed packet processing with the various quality of service supports required by InfiniBand, three candidates for packet receiving architecture are investigated. The maximum and minimum delays from an input to an output of a switch adopting each of the three candidates is estimated by mathematically modeling the switch delays. Then, the candidate architecture with the best performance is chosen, and a novel first-in first-out (FIFO) is designed to efficiently implement the chosen architecture. Simulation results show that the chosen architecture achieves the least packet latency and uses the least memory space among the three candidates. The link layer core is implemented in an InfiniBand host channel adapter system-on-chip called KINCA. | - |
dc.publisher | OXFORD UNIV PRESS | - |
dc.relation.isPartOf | COMPUTER JOURNAL | - |
dc.subject | SWITCH ARCHITECTURE | - |
dc.title | A high-speed link layer architecture for low latency and memory cost reduction | - |
dc.type | Article | - |
dc.identifier.doi | 10.1093/comjnl/bxm032 | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | COMPUTER JOURNAL, v.50, no.5, pp.616 - 628 | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000250049000011 | - |
dc.identifier.scopusid | 2-s2.0-34548725630 | - |
dc.citation.endPage | 628 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 616 | - |
dc.citation.title | COMPUTER JOURNAL | - |
dc.citation.volume | 50 | - |
dc.contributor.affiliatedAuthor | Lee, Chanho | - |
dc.type.docType | Article | - |
dc.description.oadoiVersion | submitted | - |
dc.subject.keywordAuthor | parallel processing | - |
dc.subject.keywordAuthor | network processor | - |
dc.subject.keywordAuthor | VLSI design | - |
dc.subject.keywordAuthor | cluster system | - |
dc.subject.keywordAuthor | system-on-chip | - |
dc.subject.keywordPlus | SWITCH ARCHITECTURE | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Soongsil University Library 369 Sangdo-Ro, Dongjak-Gu, Seoul, Korea (06978)02-820-0733
COPYRIGHT ⓒ SOONGSIL UNIVERSITY, ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.