작은 클럭 주기를 이용한 복수버퍼를 가지는 다단 상호연결 네트워크의 해석적 성능분석Performance Analysis of Multibuffered Multistage Interconnection Networks using Small Clock Cycle Scheme
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Soongsil University Library 369 Sangdo-Ro, Dongjak-Gu, Seoul, Korea (06978)02-820-0733
COPYRIGHT ⓒ SOONGSIL UNIVERSITY, ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.