램프 입력에 대한 RC-class 연결선의 지연시간 예측을 위한 해석적 연구
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 김기영 | - |
dc.contributor.author | 김승용 | - |
dc.contributor.author | 김석윤 | - |
dc.date.available | 2018-05-10T18:19:34Z | - |
dc.date.created | 2018-04-17 | - |
dc.date.issued | 2004-04 | - |
dc.identifier.issn | 1229-246X | - |
dc.identifier.uri | http://scholarworks.bwise.kr/ssu/handle/2018.sw.ssu/20389 | - |
dc.description.abstract | This paper presents a simple and fast delay metric RC-class interconnects under saturated ramp inputs. The RC delay metric under saturated ramp inputs, called FDM(Fast Delay Metric), can estimate delay times at an arbitrary node using a simple closed-form expression and is extended from delay metric under step input easily. As compared with similar techniques proposed in previous researches, it is shown that the FDM technique involves much lower computational complexity for a similar accuracy. As the number of circuit nodes increases, there will be a significant difference in estimation times of RC delay between the previous techniques based on two circuit moments and the FDM which do not depend on circuit moments. | - |
dc.language | 한국어 | - |
dc.language.iso | ko | - |
dc.publisher | 대한전기학회 | - |
dc.relation.isPartOf | 전기학회논문지 C권 | - |
dc.subject | Interconnects | - |
dc.subject | delay metric | - |
dc.subject | timing | - |
dc.subject | ramp | - |
dc.subject | fast analysis | - |
dc.subject | Interconnects | - |
dc.subject | delay metric | - |
dc.subject | timing | - |
dc.subject | ramp | - |
dc.subject | fast analysis | - |
dc.title | 램프 입력에 대한 RC-class 연결선의 지연시간 예측을 위한 해석적 연구 | - |
dc.title.alternative | An Analytic Study on Estimating Delay Time in RC-class Interconnects Under Saturated Ramp Inputs | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | 전기학회논문지 C권, v.53, no.4(C), pp.200 - 207 | - |
dc.identifier.kciid | ART001183474 | - |
dc.description.journalClass | 2 | - |
dc.citation.endPage | 207 | - |
dc.citation.number | 4(C) | - |
dc.citation.startPage | 200 | - |
dc.citation.title | 전기학회논문지 C권 | - |
dc.citation.volume | 53 | - |
dc.contributor.affiliatedAuthor | 김석윤 | - |
dc.identifier.url | https://www.kci.go.kr/kciportal/ci/sereArticleSearch/ciSereArtiView.kci?sereArticleSearchBean.artiId=ART001183474 | - |
dc.description.isOpenAccess | N | - |
dc.subject.keywordAuthor | Interconnects | - |
dc.subject.keywordAuthor | delay metric | - |
dc.subject.keywordAuthor | timing | - |
dc.subject.keywordAuthor | ramp | - |
dc.subject.keywordAuthor | fast analysis | - |
dc.subject.keywordAuthor | Interconnects | - |
dc.subject.keywordAuthor | delay metric | - |
dc.subject.keywordAuthor | timing | - |
dc.subject.keywordAuthor | ramp | - |
dc.subject.keywordAuthor | fast analysis | - |
dc.description.journalRegisteredClass | kci | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Soongsil University Library 369 Sangdo-Ro, Dongjak-Gu, Seoul, Korea (06978)02-820-0733
COPYRIGHT ⓒ SOONGSIL UNIVERSITY, ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.