Detailed Information

Cited 1 time in webofscience Cited 0 time in scopus
Metadata Downloads

A novel warp scheduling scheme considering long-latency operations for high-performance GPUs

Full metadata record
DC Field Value Language
dc.contributor.authorCong Thuan Do-
dc.contributor.authorChoi, Hong Jun-
dc.contributor.authorChung, Sung Woo-
dc.contributor.authorKim, Cheol Hong-
dc.date.available2020-11-16T05:41:58Z-
dc.date.created2020-11-03-
dc.date.issued2020-04-
dc.identifier.issn0920-8542-
dc.identifier.urihttp://scholarworks.bwise.kr/ssu/handle/2018.sw.ssu/39927-
dc.description.abstractGraphics processing units (GPUs) have become one of the best platforms for exploiting the plentiful thread-level parallelism of applications. However, GPUs continue to underutilize their hardware resources for optimizing the performance of numerous general-purpose applications. One primary reason for this is the inefficiency of existing warp schedulers in hiding long-latency operations such as global loads and stores. This study proposes a long-latency operation-based warp scheduler to improve GPU performance. In the proposed warp scheduler, warps are partitioned into different pools based on the characteristics of instructions that are subsequently executed. Specifically, this warp scheduler uses warps that are likely waiting for long-latency operations for a guiding role. Meanwhile, other warps perform filling roles (i.e., to overlap the latencies caused by the guiding warps). Our experimental results demonstrate that the proposed warp scheduler improves GPU performance by 24.4% on average as compared to the conventional warp scheduler.-
dc.language영어-
dc.language.isoen-
dc.publisherSPRINGER-
dc.relation.isPartOfJOURNAL OF SUPERCOMPUTING-
dc.titleA novel warp scheduling scheme considering long-latency operations for high-performance GPUs-
dc.typeArticle-
dc.identifier.doi10.1007/s11227-019-03091-2-
dc.type.rimsART-
dc.identifier.bibliographicCitationJOURNAL OF SUPERCOMPUTING, v.76, no.4, pp.3043 - 3062-
dc.description.journalClass1-
dc.identifier.wosid000498144400001-
dc.citation.endPage3062-
dc.citation.number4-
dc.citation.startPage3043-
dc.citation.titleJOURNAL OF SUPERCOMPUTING-
dc.citation.volume76-
dc.contributor.affiliatedAuthorKim, Cheol Hong-
dc.type.docTypeArticle-
dc.description.isOpenAccessN-
dc.subject.keywordAuthorGPGPU-
dc.subject.keywordAuthorPerformance-
dc.subject.keywordAuthorMemory latency-
dc.subject.keywordAuthorUtilization-
dc.subject.keywordAuthorWarp scheduling-
dc.relation.journalResearchAreaComputer Science-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalWebOfScienceCategoryComputer Science, Hardware & Architecture-
dc.relation.journalWebOfScienceCategoryComputer Science, Theory & Methods-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Information Technology > School of Computer Science and Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Kim, Cheol Hong photo

Kim, Cheol Hong
College of Information Technology (School of Computer Science and Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE