A novel warp scheduling scheme considering long-latency operations for high-performance GPUs
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Cong Thuan Do | - |
dc.contributor.author | Choi, Hong Jun | - |
dc.contributor.author | Chung, Sung Woo | - |
dc.contributor.author | Kim, Cheol Hong | - |
dc.date.available | 2020-11-16T05:41:58Z | - |
dc.date.created | 2020-11-03 | - |
dc.date.issued | 2020-04 | - |
dc.identifier.issn | 0920-8542 | - |
dc.identifier.uri | http://scholarworks.bwise.kr/ssu/handle/2018.sw.ssu/39927 | - |
dc.description.abstract | Graphics processing units (GPUs) have become one of the best platforms for exploiting the plentiful thread-level parallelism of applications. However, GPUs continue to underutilize their hardware resources for optimizing the performance of numerous general-purpose applications. One primary reason for this is the inefficiency of existing warp schedulers in hiding long-latency operations such as global loads and stores. This study proposes a long-latency operation-based warp scheduler to improve GPU performance. In the proposed warp scheduler, warps are partitioned into different pools based on the characteristics of instructions that are subsequently executed. Specifically, this warp scheduler uses warps that are likely waiting for long-latency operations for a guiding role. Meanwhile, other warps perform filling roles (i.e., to overlap the latencies caused by the guiding warps). Our experimental results demonstrate that the proposed warp scheduler improves GPU performance by 24.4% on average as compared to the conventional warp scheduler. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | SPRINGER | - |
dc.relation.isPartOf | JOURNAL OF SUPERCOMPUTING | - |
dc.title | A novel warp scheduling scheme considering long-latency operations for high-performance GPUs | - |
dc.type | Article | - |
dc.identifier.doi | 10.1007/s11227-019-03091-2 | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | JOURNAL OF SUPERCOMPUTING, v.76, no.4, pp.3043 - 3062 | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000498144400001 | - |
dc.citation.endPage | 3062 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 3043 | - |
dc.citation.title | JOURNAL OF SUPERCOMPUTING | - |
dc.citation.volume | 76 | - |
dc.contributor.affiliatedAuthor | Kim, Cheol Hong | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.subject.keywordAuthor | GPGPU | - |
dc.subject.keywordAuthor | Performance | - |
dc.subject.keywordAuthor | Memory latency | - |
dc.subject.keywordAuthor | Utilization | - |
dc.subject.keywordAuthor | Warp scheduling | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Theory & Methods | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Soongsil University Library 369 Sangdo-Ro, Dongjak-Gu, Seoul, Korea (06978)02-820-0733
COPYRIGHT ⓒ SOONGSIL UNIVERSITY, ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.