A Fully Passive Noise-Shaping SAR ADC Utilizing Last-Bit Majority Voting and Cyclic Dynamic Element Matching Techniques
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hwang, Young-Ha | - |
dc.contributor.author | Song, Yoonho | - |
dc.contributor.author | Park, Jun-Eun | - |
dc.contributor.author | Jeong, Deog-Kyoon | - |
dc.date.accessioned | 2023-03-23T08:40:03Z | - |
dc.date.available | 2023-03-23T08:40:03Z | - |
dc.date.created | 2023-02-27 | - |
dc.date.issued | 2022-10 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | http://scholarworks.bwise.kr/ssu/handle/2018.sw.ssu/43509 | - |
dc.description.abstract | This article presents a fully passive noise-shaping (NS) successive approximation register (SAR) analog-to-digital converter (ADC) that can be compatible with dynamic voltage and frequency scaling (DVFS) schemes while offering a 12-bit resolution for Internet-of-Things (IoT) sensor applications. To realize a voltage-scalable suppression of the in-band quantization noise, the proposed ADC utilizes a second-order cascade of integrators with feedforward (CIFF) NS loop with a 3-input dynamic comparator, which can obtain an additional resolution of more than 3 hits. A cyclic dynamic element matching (CDEM) for MSB is seamlessly combined with the NS operation and simply realized by shift registers (SRs). The MSB CDEM reduces dominant in-band harmonic distortions due to capacitor mismatch by not only averaging out but also randomizing the MSB mismatch errors with modulation dither from the CIFF NS loop. In addition, a last-bit majority voting (LMV) technique is applied when resolving the LSB to reduce the comparator noise by half with four additional cycles. With both the LMV and CDEM techniques enabled, the SNR and SNDR are enhanced to 73.3 and 72.3 dB, respectively. The ADC achieves an ENOB of 11.2-11.7 bits with a reconfigurable bandwidth of 10-50 kHz at a supply voltage of 0.6-1 V. The prototype ADC was fabricated using 28-nm CMOS technology, occupying an active area of 0.0575 mm(2). | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.title | A Fully Passive Noise-Shaping SAR ADC Utilizing Last-Bit Majority Voting and Cyclic Dynamic Element Matching Techniques | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/TVLSI.2022.3190927 | - |
dc.type.rims | ART | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.30, no.10, pp.1381 - 1390 | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000849241500001 | - |
dc.identifier.scopusid | 2-s2.0-85137567920 | - |
dc.citation.endPage | 1390 | - |
dc.citation.number | 10 | - |
dc.citation.startPage | 1381 | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 30 | - |
dc.contributor.affiliatedAuthor | Hwang, Young-Ha | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.subject.keywordAuthor | Analog-to-digital converter (ADC) | - |
dc.subject.keywordAuthor | dynamic element matching (DEM) | - |
dc.subject.keywordAuthor | majority voting | - |
dc.subject.keywordAuthor | noise shaping (NS) | - |
dc.subject.keywordAuthor | successive approximation | - |
dc.subject.keywordPlus | IOT SENSOR APPLICATIONS | - |
dc.subject.keywordPlus | DB-SNDR | - |
dc.subject.keywordPlus | DAC | - |
dc.subject.keywordPlus | BW | - |
dc.subject.keywordPlus | AMPLIFIER | - |
dc.subject.keywordPlus | ENOB | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Soongsil University Library 369 Sangdo-Ro, Dongjak-Gu, Seoul, Korea (06978)02-820-0733
COPYRIGHT ⓒ SOONGSIL UNIVERSITY, ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.