The Optimal Design of Junctionless Transistors with Double-Gate Structure for reducing the Effect of Band-to-Band Tunneling
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Wu, Meile | - |
dc.contributor.author | Jin, Xiaoshi | - |
dc.contributor.author | Kwon, Hyuck-In | - |
dc.contributor.author | Chuai, Rongyan | - |
dc.contributor.author | Liu, Xi | - |
dc.contributor.author | Lee, Jong-Ho | - |
dc.date.available | 2019-03-09T01:57:24Z | - |
dc.date.issued | 2013-06 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/14623 | - |
dc.description.abstract | The effect of band-to-band tunneling (BTBT) leads to an obvious increase of the leakage current of junctionless (JL) transistors in the OFF state. In this paper, we propose an effective method to decline the influence of BTBT with the example of n-type double gate (DG) JL metal-oxide-semiconductor field-effect transistors (MOSFETs). The leakage current is restrained by changing the geometrical shape and the physical dimension of the gate of the device. The optimal design of the JL MOSFET is indicated for reducing the effect of BTBT through simulation and analysis. | - |
dc.format.extent | 7 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | IEEK PUBLICATION CENTER | - |
dc.title | The Optimal Design of Junctionless Transistors with Double-Gate Structure for reducing the Effect of Band-to-Band Tunneling | - |
dc.type | Article | - |
dc.identifier.doi | 10.5573/JSTS.2013.13.3.245 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.13, no.3, pp 245 - 251 | - |
dc.identifier.kciid | ART001774932 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.wosid | 000322674800008 | - |
dc.identifier.scopusid | 2-s2.0-84878842858 | - |
dc.citation.endPage | 251 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 245 | - |
dc.citation.title | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.volume | 13 | - |
dc.type.docType | Article | - |
dc.publisher.location | 대한민국 | - |
dc.subject.keywordAuthor | Band-to-band tunneling (BTBT) | - |
dc.subject.keywordAuthor | double-gate (DG) | - |
dc.subject.keywordAuthor | junctionless field-effect transistor (JL FET) | - |
dc.subject.keywordAuthor | device simulation | - |
dc.subject.keywordAuthor | optimal design | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.