Low-power pipelined phase accumulator using CMOS-CML hybrid F/Fs for pre-skewing operationopen access
- Authors
- Jung, Yun-Hwan; Kim, Yong Sin; Hong, Yohan; Kim, Ju Eon; Baek, Kwang-Hyun
- Issue Date
- 2013
- Publisher
- IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
- Keywords
- accumulator; Direct Digital Frequency Synthesizer (DDFS)
- Citation
- IEICE ELECTRONICS EXPRESS, v.10, no.19
- Journal Title
- IEICE ELECTRONICS EXPRESS
- Volume
- 10
- Number
- 19
- URI
- https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/15110
- DOI
- 10.1587/elex.10.20130571
- ISSN
- 1349-2543
- Abstract
- In this paper, a low-power pipelined phase accumulator (PACC) for high-speed direct digital frequency synthesizers (DDFSs) is presented. In the proposed PACC structure, the accumulator core block and the post-skewing block are based on current mode logic (CML) design topology for high-speed operations, whereas the pre-skewing block consists of static CMOS D-F/Fs and CMOS-CML hybrid F/Fs for low-power operations. The proposed CMOS-CML hybrid F/F provides fast level conversion (CMOS to CML) by having separate current sources and it also consumes low power dissipation by sequentially activating the current sources. Simulated results show that the proposed 24-bit PACC reduces power consumption by 31% compared with a conventional pipelined architecture when input data is updated every eight clock cycles. The operating speed of the proposed PACC is 45% faster than that of the conventional pipelined PACC under the condition of the same power dissipation.
- Files in This Item
-
- Appears in
Collections - College of ICT Engineering > School of Electrical and Electronics Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/15110)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.