A framework for non-contact wafer level testing of wireless NoC-based SoCs
- Authors
- Ansari, M.A.; Solangi, U.S.; Shaikh, M.; Memon, K.H.; Soomro, S.; Ansari, A.R.
- Issue Date
- 2017
- Publisher
- Research India Publications
- Keywords
- Design-for-testability; Non-contact testing; Wafer-level VLSI testing; Wireless NoC
- Citation
- International Journal of Applied Engineering Research, v.12, no.20, pp 9459 - 9466
- Pages
- 8
- Journal Title
- International Journal of Applied Engineering Research
- Volume
- 12
- Number
- 20
- Start Page
- 9459
- End Page
- 9466
- URI
- https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/45632
- ISSN
- 0973-4562
- Abstract
- Computational power and customers’ demand of sophisticated devices are evolving complex systems integrated into a chip. Recently, wireless network-on-chip (WiNoC) is developed as an on-chip interconnect for complex integrated circuits (ICs) to resolve the issues of latency, power consumption, throughput etc. The post-fabrication testing of such complex ICs is also a challenging job, especially in order to perform direct contact testing of wafer level VLSI chips. One of the reasons is the increasing density of contact pads that has direct impact from the increasing complexity of ICs. This paper presents a framework for non-contact wafer-level testing of WiNoC-based system-on-chip, while reusing on-chip communication infrastructure. It is scalable with respect to the technological advancements and offers significant advantages over conventional direct-contact and non-contact testing methods. © Research India Publications.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Software > School of Computer Science and Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/45632)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.