A 10-bit, 50 MS/s, 55 fJ/conversion-step SAR ADC with split capacitor array
- Authors
- Cho, S.-J.; Hong, Y.; Yoo, T.; Baek, K.-H.
- Issue Date
- Oct-2011
- Keywords
- Analog-to-digital converter (ADC); attenuation capacitor; split capacitor array; successive approximation register (SAR)
- Citation
- Proceedings of International Conference on ASIC, pp 472 - 475
- Pages
- 4
- Journal Title
- Proceedings of International Conference on ASIC
- Start Page
- 472
- End Page
- 475
- URI
- https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/48978
- DOI
- 10.1109/ASICON.2011.6157224
- ISSN
- 2162-7541
- Abstract
- In this paper, a split capacitor array structure for successive approximation register (SAR) ADC is proposed. By connecting the node of upper plate of LSB capacitor arrays to the reference voltage while MSB operation is activated, the proposed ADC can alleviate the problem of parasitic capacitance without using extra calibration circuitry and conversion cycles. The proposed ADC is designed using 0.13-um 1P6M CMOS technology. At a 1.2-V supply and 50 MS/s, the ADC achieves an SNDR of 56.9 dB and consumes 1.58 mW, resulting in a figure of merit (FOM) of 55 fJ/conversion-step. The ADC core occupies an active area of 350 × 440 um 2.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of ICT Engineering > School of Electrical and Electronics Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/48978)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.