Detailed Information
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
An efficient implementation of BIST for floating point DSP processor
- Issue Date
- Aug-2000
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Citation
- Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000, pp 273 - 276
- Pages
- 4
- Journal Title
- Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000
- Start Page
- 273
- End Page
- 276
- ISSN
- 0000-0000
- Abstract
- In this paper, we describe the implementation of BIST technique which is applied to enhance the reliability of the FLOVA chip i.e., the floating point DSP core for processing graphic data and 3D graphics. In order to enhance the reliability of FLOVA, we adopt the BIST technique for floating-point modules which have complicated logic. For embedded data and program memory, we adopt the memory BIST technique. The boundary scan technique, providing board-level testing and to control BIST logic, has been also implemented. © 2000 IEEE.
- Files in This Item
- There are no files associated with this item.
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.