sBSNN: Stochastic-Bits Enabled Binary Spiking Neural Network With On-Chip Learning for Energy Efficient Neuromorphic Computing at the Edge
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Koo, Minsuk | - |
dc.contributor.author | Srinivasan, Gopalakrishnan | - |
dc.contributor.author | Shim, Yong | - |
dc.contributor.author | Roy, Kaushik | - |
dc.date.accessioned | 2024-01-09T04:32:42Z | - |
dc.date.available | 2024-01-09T04:32:42Z | - |
dc.date.issued | 2020-08 | - |
dc.identifier.issn | 1549-8328 | - |
dc.identifier.issn | 1558-0806 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/cau/handle/2019.sw.cau/69871 | - |
dc.description.abstract | In this work, we propose stochastic Binary Spiking Neural Network (sBSNN) composed of stochastic spiking neurons and binary synapses (stochastic only during training) that computes probabilistically with one-bit precision for power-efficient and memory-compressed neuromorphic computing. We present an energy-efficient implementation of the proposed sBSNN using 'stochastic bit' as the core computational primitive to realize the stochastic neurons and synapses, which are fabricated in 90nm CMOS process, to achieve efficient on-chip training and inference for image recognition tasks. The measured data shows that the 'stochastic bit' can be programmed to mimic spiking neurons, and stochastic Spike Timing Dependent Plasticity (or sSTDP) rule for training the binary synaptic weights without expensive random number generators. Our results indicate that the proposed sBSNN realization offers possibility of up to 32x neuronal and synaptic memory compression compared to full precision (32-bit) SNN and energy efficiency of 89.49 TOPS/Watt for two-layer fully-connected SNN. | - |
dc.format.extent | 10 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | sBSNN: Stochastic-Bits Enabled Binary Spiking Neural Network With On-Chip Learning for Energy Efficient Neuromorphic Computing at the Edge | - |
dc.type | Article | - |
dc.identifier.doi | 10.1109/TCSI.2020.2979826 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.67, no.8, pp 2546 - 2555 | - |
dc.description.isOpenAccess | Y | - |
dc.identifier.wosid | 000554901800003 | - |
dc.identifier.scopusid | 2-s2.0-85088920907 | - |
dc.citation.endPage | 2555 | - |
dc.citation.number | 8 | - |
dc.citation.startPage | 2546 | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | - |
dc.citation.volume | 67 | - |
dc.type.docType | Article | - |
dc.publisher.location | 미국 | - |
dc.subject.keywordAuthor | Stochastic bit | - |
dc.subject.keywordAuthor | stochastic binary SNN | - |
dc.subject.keywordAuthor | stochastic STDP | - |
dc.subject.keywordAuthor | memory compression | - |
dc.subject.keywordAuthor | neuromorphic computing | - |
dc.subject.keywordPlus | RANDOM NUMBER GENERATOR | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
84, Heukseok-ro, Dongjak-gu, Seoul, Republic of Korea (06974)02-820-6194
COPYRIGHT 2019 Chung-Ang University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.