A Novel High Q-factor Structure of Digitally Tunable Capacitor for High RF Power Handling Applications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Seo, Wonwoo | - |
dc.contributor.author | Kim, Sunghyuk | - |
dc.contributor.author | Ko, Byunghun | - |
dc.contributor.author | Lee, Jehwan | - |
dc.contributor.author | Choi, Yongbae | - |
dc.contributor.author | Sim, Taejoo | - |
dc.contributor.author | Kim, Junghyun | - |
dc.date.accessioned | 2024-04-03T08:31:05Z | - |
dc.date.available | 2024-04-03T08:31:05Z | - |
dc.date.issued | 2024-01 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/118416 | - |
dc.description.abstract | This paper presents a novel high quality-factor (Q-factor) structure of a digitally tunable capacitor (DTC) for high RF power handling applications, such as reconfigurable power amplifiers and reconfigurable antenna circuits. Conventional DTC structures handle high power through series-stacked FETs, which directly degrades the Q-factor. To overcome this structure, a parallel connected structure that effectively uses the stacked-FETs in terms of Q-factor and power handling capability are proposed. All the fabricated circuits were measured at 2 GHz. At an ON-state capacitance of 1.5 pF, the Q-factor was improved by up to 30.9% over a conventional structure. In addition, the OFF-states power handling capability of both conventional and proposed structures achieved an input RF power of 40 dBm. However, the improvement of the proposed structure has capacitance limitations depending on the process. All the conventional and proposed structures were implemented with a 0.13-\mu \mathrm{m} partially depleted silicon-on-insulator (PD-SOI) CMOS process and verified. © 2024 IEEE. | - |
dc.format.extent | 4 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A Novel High Q-factor Structure of Digitally Tunable Capacitor for High RF Power Handling Applications | - |
dc.type | Article | - |
dc.publisher.location | 미국 | - |
dc.identifier.doi | 10.1109/SiRF59913.2024.10438544 | - |
dc.identifier.scopusid | 2-s2.0-85186769555 | - |
dc.identifier.bibliographicCitation | 2024 IEEE 24th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), pp 21 - 24 | - |
dc.citation.title | 2024 IEEE 24th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF) | - |
dc.citation.startPage | 21 | - |
dc.citation.endPage | 24 | - |
dc.type.docType | Conference paper | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | Digitally tunable capacitor (DTC) | - |
dc.subject.keywordAuthor | high power | - |
dc.subject.keywordAuthor | high Q-factor | - |
dc.subject.keywordAuthor | reconfigurable component | - |
dc.subject.keywordAuthor | SOI CMOS | - |
dc.subject.keywordAuthor | tunable capacitor | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/10438544 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.