Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A Novel High Q-factor Structure of Digitally Tunable Capacitor for High RF Power Handling Applications

Full metadata record
DC Field Value Language
dc.contributor.authorSeo, Wonwoo-
dc.contributor.authorKim, Sunghyuk-
dc.contributor.authorKo, Byunghun-
dc.contributor.authorLee, Jehwan-
dc.contributor.authorChoi, Yongbae-
dc.contributor.authorSim, Taejoo-
dc.contributor.authorKim, Junghyun-
dc.date.accessioned2024-04-03T08:31:05Z-
dc.date.available2024-04-03T08:31:05Z-
dc.date.issued2024-01-
dc.identifier.issn0000-0000-
dc.identifier.urihttps://scholarworks.bwise.kr/erica/handle/2021.sw.erica/118416-
dc.description.abstractThis paper presents a novel high quality-factor (Q-factor) structure of a digitally tunable capacitor (DTC) for high RF power handling applications, such as reconfigurable power amplifiers and reconfigurable antenna circuits. Conventional DTC structures handle high power through series-stacked FETs, which directly degrades the Q-factor. To overcome this structure, a parallel connected structure that effectively uses the stacked-FETs in terms of Q-factor and power handling capability are proposed. All the fabricated circuits were measured at 2 GHz. At an ON-state capacitance of 1.5 pF, the Q-factor was improved by up to 30.9% over a conventional structure. In addition, the OFF-states power handling capability of both conventional and proposed structures achieved an input RF power of 40 dBm. However, the improvement of the proposed structure has capacitance limitations depending on the process. All the conventional and proposed structures were implemented with a 0.13-\mu \mathrm{m} partially depleted silicon-on-insulator (PD-SOI) CMOS process and verified. © 2024 IEEE.-
dc.format.extent4-
dc.language영어-
dc.language.isoENG-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.titleA Novel High Q-factor Structure of Digitally Tunable Capacitor for High RF Power Handling Applications-
dc.typeArticle-
dc.publisher.location미국-
dc.identifier.doi10.1109/SiRF59913.2024.10438544-
dc.identifier.scopusid2-s2.0-85186769555-
dc.identifier.bibliographicCitation2024 IEEE 24th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), pp 21 - 24-
dc.citation.title2024 IEEE 24th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)-
dc.citation.startPage21-
dc.citation.endPage24-
dc.type.docTypeConference paper-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscopus-
dc.subject.keywordAuthorDigitally tunable capacitor (DTC)-
dc.subject.keywordAuthorhigh power-
dc.subject.keywordAuthorhigh Q-factor-
dc.subject.keywordAuthorreconfigurable component-
dc.subject.keywordAuthorSOI CMOS-
dc.subject.keywordAuthortunable capacitor-
dc.identifier.urlhttps://ieeexplore.ieee.org/document/10438544-
Files in This Item
Go to Link
Appears in
Collections
COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher KIM, JUNG HYUN photo

KIM, JUNG HYUN
ERICA 공학대학 (SCHOOL OF ELECTRICAL ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE