Balancing Yield and Makespan in Wafer Fabrication: A Two-Stage Data-Driven Scheduling Approach
DC Field | Value | Language |
---|---|---|
dc.contributor.author | 김현준 | - |
dc.contributor.author | 스테판바르드 | - |
dc.contributor.author | 김민걸 | - |
dc.contributor.author | 이창호 | - |
dc.date.accessioned | 2025-09-11T06:30:34Z | - |
dc.date.available | 2025-09-11T06:30:34Z | - |
dc.date.issued | 2025-06 | - |
dc.identifier.issn | 1225-0988 | - |
dc.identifier.issn | 2234-6457 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/126385 | - |
dc.description.abstract | In semiconductor manufacturing, achieving high quality and productivity remains a challenging task due to the complexity and variability of multistage production processes. This study addresses the hybrid flow shop scheduling problem (HFSP) in wafer fabrication, targeting the inherent trade-off between quality (yield) and productivity (makespan). We propose a two-stage data-driven scheduling framework that integrates historical manufacturing data. In the first stage, sequential patterns are mined using the PrefixSpan algorithm and are statistically validated. Based on their yield, patterns are classified and recombined via rule-based filtering to derive plausible high-quality (PHQ) paths. In the second stage, the PHQ path-based HFSP is formulated and solved using GAInS, a hybrid metaheuristic framework that incorporates Genetic Algorithm (GA), Iterated Local Search, and Simulated Annealing. Computational experiments across various wafer counts ( = 5, 15, 25, 50) demonstrate that GAInS consistently outperforms Mixed Integer Linear Programming, Constraint Programming models, and basic GA approaches in minimizing makespan while maintaining high yield. Compared to an existing method in the literature that combines regression-based yield prediction with GA-based scheduling, the proposed approach achieves superior Pareto solutions by better balancing quality and productivity. These findings highlight the potential of the proposed framework in balancing critical objectives in wafer fabrication. | - |
dc.format.extent | 15 | - |
dc.language | 한국어 | - |
dc.language.iso | KOR | - |
dc.publisher | 대한산업공학회 | - |
dc.title | Balancing Yield and Makespan in Wafer Fabrication: A Two-Stage Data-Driven Scheduling Approach | - |
dc.type | Article | - |
dc.publisher.location | 대한민국 | - |
dc.identifier.doi | 10.1016/j.jmsy.2025.07.009 | - |
dc.identifier.bibliographicCitation | 대한산업공학회지, pp 1273 - 1287 | - |
dc.citation.title | 대한산업공학회지 | - |
dc.citation.startPage | 1273 | - |
dc.citation.endPage | 1287 | - |
dc.type.docType | Proceeding | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | kci | - |
dc.subject.keywordAuthor | Hybrid flow shop schedulingWafer fabricationTwo-stage data-driven scheduling methodologyHybrid metaheuristic optimizationProductivity-quality trade-off | - |
dc.identifier.url | https://www.sciencedirect.com/science/article/pii/S0278612525001840 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.