Impact of III-V and Ge Devices on Circuit Performance
- Authors
- Park, Jeongha; Oh, Saeroonter; Kim, SoYoung; Wong, H. -S. Philip; Wong, S. Simon
- Issue Date
- Jul-2013
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- Adder; digital logic circuit; field-programmable gate array (FPGA); germanium (Ge); III-V
- Citation
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.21, no.7, pp.1189 - 1200
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Volume
- 21
- Number
- 7
- Start Page
- 1189
- End Page
- 1200
- URI
- https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/27548
- DOI
- 10.1109/TVLSI.2012.2210450
- ISSN
- 1063-8210
- Abstract
- III-V and germanium (Ge) field-effect transistors (FETs) have been studied as candidates for post Si CMOS. In this paper, the performance of various digital blocks and static random access memory (SRAM) with different combinations of Si, III-V and Ge devices are studied. SPICE-compatible III-V n-channel FET (nFET) and Ge p-channel FET (pFET) models are developed for the analysis. The delay and energy of the different combinations are estimated and compared. In typical digital design, the driving capability of the nFET and pFET should be matched for optimum noise margin and performance. The combination of III-V nFET with low input capacitance and Ge pFET achieves the best energy-delay performance for many digital logic circuits. The read margin of SRAM is maximized with a Si pass-gate, and an inverter of III-V nFET and Ge pFET.
- Files in This Item
-
Go to Link
- Appears in
Collections - COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/27548)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.