Strain Effectiveness of Gate-all-around Silicon Transistors with Various Surface Orientations and Cross-sections
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Kihwan | - |
dc.contributor.author | Oh, Saeroonter | - |
dc.date.accessioned | 2021-06-22T10:41:15Z | - |
dc.date.available | 2021-06-22T10:41:15Z | - |
dc.date.created | 2021-01-22 | - |
dc.date.issued | 2019-02 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/3943 | - |
dc.description.abstract | We investigate the effect of strain on the device characteristics of gate-all-around (GAA) NMOS with various configurations, including crystal orientation, cross-sectional shape, and strain conditions, via device simulation. After verifying the strain dependence of mobility of various surface orientations with the literature, we apply the strain transport model to GAA MOSFETs which have different sidewall orientations depending on the channel direction. Drive current enhancement is the largest for the (001)/<110> case under large uniaxial tensile strain values exceeding 1%. In addition, we found that cross-sectional width of the nanosheet is a key parameter in maximizing the drive current for a given footprint. Optimization of device and strain configuration of single-stacked GAA devices is necessary to meet device performance specifications for sub-7nm technology. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | 대한전자공학회 | - |
dc.title | Strain Effectiveness of Gate-all-around Silicon Transistors with Various Surface Orientations and Cross-sections | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Oh, Saeroonter | - |
dc.identifier.doi | 10.5573/JSTS.2019.19.1.024 | - |
dc.identifier.scopusid | 2-s2.0-85063539082 | - |
dc.identifier.wosid | 000465139300004 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.19, no.1, pp.24 - 29 | - |
dc.relation.isPartOf | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.title | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.volume | 19 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 24 | - |
dc.citation.endPage | 29 | - |
dc.type.rims | ART | - |
dc.identifier.kciid | ART002437937 | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | ELECTRON-MOBILITY MODEL | - |
dc.subject.keywordPlus | MOSFETS | - |
dc.subject.keywordAuthor | Gate-all-around | - |
dc.subject.keywordAuthor | nanosheet | - |
dc.subject.keywordAuthor | strain-effectiveness | - |
dc.subject.keywordAuthor | sub-7 nm CMOS | - |
dc.identifier.url | https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE07617308&language=ko_KR&hasTopBanner=false | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.