Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Logical Operation Based Parallel Decoding Scheme for H.264/AVC CAVLC

Authors
신현철
Issue Date
Oct-2007
Publisher
대한전자공학회
Keywords
H.264; CAVLC; VLD
Citation
International SoC Design Conference
Journal Title
International SoC Design Conference
URI
https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/43411
Abstract
An effective parallel decoding method has been developed for context-based adaptive variable length coding (CAVLC). Several new ideas have been devised for scalable parallel processing, less area, and less power. First, simplified logical operations are used for fast low power operations, while table look-ups are used for many conventional CAVLC algorithms. Second the codes are grouped based on their lengths for efficient logical operation. Third, up to M bits of input is simultaneously analyzed. When M is large, decoding rate becomes high at a high area cost. For comparison, we have designed the logical operation based parallel decoder for M=8 and a typical conventional method based decoder. For similar decoding rates, our new approach uses 44% less area than the typical conventional method.
Files in This Item
There are no files associated with this item.
Appears in
Collections
COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE