Design of an Image Interpolator for Low Computation Complexity

Abstract

In this paper, we propose an image interpolator for low computational complexity. The proposed image interpolator supports the image scaling using modified cubic convolution interpolation between input and output resolutions for full screen display. In order to reduce the computational complexity, we use the difference value of adjacent pixels for selecting interpolation methods and linear function of the cubic convolution. The proposed image interpolator is compared with the conventional one for the computational complexity and image quality. The proposed image interpolator has been designed and verified by Verilog HDL(Hardware Description Language). It has been synthesized using Xilinx VirtexE FPGA and implemented using FPGA-based prototype board.