Cost effective test planning for system-on-chip manufacture
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Songjun | - |
dc.contributor.author | Ambler, Anthony P. | - |
dc.date.accessioned | 2021-06-23T22:37:55Z | - |
dc.date.available | 2021-06-23T22:37:55Z | - |
dc.date.created | 2021-02-01 | - |
dc.date.issued | 2006-09 | - |
dc.identifier.issn | 1088-7725 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/45323 | - |
dc.description.abstract | The test of chip has become an important issue as its complexity has been dramatically increased. Currently, system-on-chip (SoC) is major product that can be used for many applications. Since the SoC is a chip designed by VLSI design techniques, its methodologies of design and test are similar to conventional chip manufacturing aspects. However, the complexity, developing procedures, and many other things are different from the case of the conventional chips. Thus, new test approach is needed for complex SoC. The proposed economics model for SoC helps the chip developers predict total cost of SoC development at the early design stage, and decide the strategy to test by cost-effective way. © 2006 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | Cost effective test planning for system-on-chip manufacture | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Lee, Songjun | - |
dc.identifier.doi | 10.1109/AUTEST.2006.283605 | - |
dc.identifier.scopusid | 2-s2.0-43549091612 | - |
dc.identifier.bibliographicCitation | AUTOTESTCON (Proceedings), pp.86 - 92 | - |
dc.relation.isPartOf | AUTOTESTCON (Proceedings) | - |
dc.citation.title | AUTOTESTCON (Proceedings) | - |
dc.citation.startPage | 86 | - |
dc.citation.endPage | 92 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | Cost effectiveness | - |
dc.subject.keywordPlus | Economic analysis | - |
dc.subject.keywordPlus | Mathematical models | - |
dc.subject.keywordPlus | Strategic planning | - |
dc.subject.keywordPlus | VLSI circuits | - |
dc.subject.keywordPlus | Cost effective test planning | - |
dc.subject.keywordPlus | System-on-chip manufacture | - |
dc.subject.keywordPlus | Systems analysis | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/4062340?arnumber=4062340&SID=EBSCO:edseee | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.