Analytical models and algorithms for the efficient signal integrity verification of inductance-effect-prominent multicoupled VLSI circuit interconnects
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Shin, Seongkyun | - |
dc.contributor.author | Eo, Yungseon | - |
dc.contributor.author | Eisenstadt, WR | - |
dc.contributor.author | Shim, Jongin | - |
dc.date.accessioned | 2021-06-24T00:40:48Z | - |
dc.date.available | 2021-06-24T00:40:48Z | - |
dc.date.issued | 2004-04 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.issn | 1557-9999 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/46606 | - |
dc.description.abstract | Novel signal integrity verification models and algorithms for inductance-effect-prominent RLC interconnect lines are developed by using a traveling-wave-based waveform approximation (TWA) technique. The multicoupled line responses are decoupled into the eigenmodes of the system in order to exploit the TWA technique. Then, the response signals are mathematically represented by the linear combination of each eigenmode response based on TWA, followed by reporting the signal integrity models and algorithms for the multicoupled lines. The signal integrity of VLSI circuit interconnects is complicatedly correlated with input signal switching-patterns, layout geometry, and termination conditions. It is shown that the technique can be efficiently employed for complicated multicoupled interconnect lines with various termination conditions and the signal transients based on the technique have excellent agreement with SPICE simulations. Thus, with the proposed technique, the switching-dependent signal delay, crosstalk, ringing, and glitches of the inductance-effect-prominent RLC interconnect lines can be accurately as well as efficiently determined. | - |
dc.format.extent | 13 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | Analytical models and algorithms for the efficient signal integrity verification of inductance-effect-prominent multicoupled VLSI circuit interconnects | - |
dc.type | Article | - |
dc.publisher.location | 미국 | - |
dc.identifier.doi | 10.1109/TVLSI.2004.825836 | - |
dc.identifier.scopusid | 2-s2.0-2442641876 | - |
dc.identifier.wosid | 000221091700009 | - |
dc.identifier.bibliographicCitation | IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12, no.4, pp 395 - 407 | - |
dc.citation.title | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | - |
dc.citation.volume | 12 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 395 | - |
dc.citation.endPage | 407 | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | LOSSY TRANSMISSION-LINES | - |
dc.subject.keywordPlus | FREQUENCY-DEPENDENT PARAMETERS | - |
dc.subject.keywordPlus | TRANSIENT SIMULATION | - |
dc.subject.keywordPlus | DELAY | - |
dc.subject.keywordPlus | CROSSTALK | - |
dc.subject.keywordPlus | APPROXIMATION | - |
dc.subject.keywordPlus | EXPRESSIONS | - |
dc.subject.keywordPlus | DESIGN | - |
dc.subject.keywordAuthor | crosstalk | - |
dc.subject.keywordAuthor | delay | - |
dc.subject.keywordAuthor | glitch | - |
dc.subject.keywordAuthor | ringing | - |
dc.subject.keywordAuthor | signal integrity | - |
dc.subject.keywordAuthor | transmission line | - |
dc.subject.keywordAuthor | traveling-wave | - |
dc.subject.keywordAuthor | traveling-wave-based waveform approximation (TWA) | - |
dc.subject.keywordAuthor | very large scale integration (VLSI) interconnects | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/1288176 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.