S-parameter-measurement-based high-speed signal transient characterization of VLSI interconnects on SiO2-Si substrate
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Eo, Yungseon | - |
dc.contributor.author | Eisenstadt, William R. | - |
dc.contributor.author | Shim, Jongin | - |
dc.date.accessioned | 2021-06-24T01:06:57Z | - |
dc.date.available | 2021-06-24T01:06:57Z | - |
dc.date.issued | 2000-08 | - |
dc.identifier.issn | 1521-3323 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/46955 | - |
dc.description.abstract | A new s-parameter-based signal transient characterization method for very large scale integrated (VLSI) interconnects is presented. The technique can provide very accurate signal integrity verification of an integrated circuit (IC) interconnect line since its s-parameters is composed of all the frequency-variant transmission line characteristics over a broad frequency band. In order to demonstrate the technique, test patterns are designed and fabricated by using a 0.35 mu m complementary metal-oxide-semiconductor (CMOS) process, The time-domain signal transient characteristics for the test patterns are then examined by using the s-parameters over a 50 MHz to 20 GHz frequency range. The signal delay and the waveform distortion presented in the interconnect lines based on the proposed method are compared with the existing interconnect models. Using the experimental characterizations of the test patterns, it is shown that the silicon substrate effect and frequency-variant transmission line characteristics of IC interconnects can be very crucial. | - |
dc.format.extent | 10 | - |
dc.language | 영어 | - |
dc.language.iso | ENG | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.title | S-parameter-measurement-based high-speed signal transient characterization of VLSI interconnects on SiO2-Si substrate | - |
dc.type | Article | - |
dc.publisher.location | 미국 | - |
dc.identifier.doi | 10.1109/6040.861562 | - |
dc.identifier.scopusid | 2-s2.0-0034239083 | - |
dc.identifier.wosid | 000088874600018 | - |
dc.identifier.bibliographicCitation | IEEE Transactions on Advanced Packaging, v.23, no.3, pp 470 - 479 | - |
dc.citation.title | IEEE Transactions on Advanced Packaging | - |
dc.citation.volume | 23 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 470 | - |
dc.citation.endPage | 479 | - |
dc.type.docType | Article | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalWebOfScienceCategory | Engineering, Manufacturing | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.subject.keywordPlus | MULTICONDUCTOR TRANSMISSION-LINES | - |
dc.subject.keywordPlus | INTEGRATED-CIRCUITS | - |
dc.subject.keywordPlus | MICROPROCESSOR | - |
dc.subject.keywordPlus | DELAY | - |
dc.subject.keywordPlus | PROPAGATION | - |
dc.subject.keywordPlus | SIMULATION | - |
dc.subject.keywordPlus | CROSSTALK | - |
dc.subject.keywordPlus | DOMAIN | - |
dc.subject.keywordAuthor | signal delay | - |
dc.subject.keywordAuthor | signal transient | - |
dc.subject.keywordAuthor | silicon substrate | - |
dc.subject.keywordAuthor | s-parameter | - |
dc.subject.keywordAuthor | transmission line | - |
dc.subject.keywordAuthor | VLSI interconnect | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/861562 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.