New simultaneous switching noise analysis and modeling for high-speed and high-density CMOS IC package design

Abstract

A new simple but accurate simultaneous-switching-noise (SSN) model for complementary metal-oxide-semiconductor (CMOS) integrated circuit (IC) package design was developed. Since the model is based on the sub-micron metal-oxide-semiconductor (MOS) device model, it can fairly well predict the SSN for today's sub-micron based very large scale integration (VLSI) circuits, In order to derive the SSN model, the ground path current is determined by taking into account all the circuit components such as the transistor resistance, lead inductance, load capacitance, and oscillation frequency of the noise signal. Since the current slew rate is not constant during the device switching, a rigorous analysis to determine the current slew rate was performed. Then a new simple but accurate closed-form SSN model was developed by accurately determining current slew rate for SSN with the alpha-power-law of a sub-micron transistor drain current, The derived SSN model implicitly includes all the critical circuit performance and package parameters. The model is verified with the general-purpose circuit simulator, HSPICE, The model shows an excellent agreement with simulation even in the worst case (i.e,, within a 10% margin of error but normally within a 5% margin of error). A package design methodology is presented by using the developed model.