Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

COMBINED HIERARCHICAL PLACEMENT ALGORITHM FOR ROW-BASED LAYOUTS

Full metadata record
DC Field Value Language
dc.contributor.authorKIM, C-
dc.contributor.authorKIM, W-
dc.contributor.authorSHIN, H-
dc.contributor.authorRHEE, K-
dc.contributor.authorCHUNG, H-
dc.contributor.authorKIM, J-
dc.date.accessioned2021-06-24T01:10:06Z-
dc.date.available2021-06-24T01:10:06Z-
dc.date.created2021-01-21-
dc.date.issued1993-08-
dc.identifier.issn0013-5194-
dc.identifier.urihttps://scholarworks.bwise.kr/erica/handle/2021.sw.erica/47074-
dc.description.abstractA hierarchial placement algorithm which combines mincut partitioning and simulated annealing has been developed. The objective of mincut partitioning is to minimise the number of crossing nets, while the objective of placement by simulated annealing is usually to minimise the total estimated wire length. The combined placement algorithm can optimise both the routing density and the estimated wire length. For efficiency, the placement is performed using multiple levels of hierarchy in the top-down direction. Several standard-cell and sea-of-gates (SOG) circuits are placed using this algorithm and promising results am obtained.-
dc.language영어-
dc.language.isoen-
dc.publisherIEE-INST ELEC ENG-
dc.titleCOMBINED HIERARCHICAL PLACEMENT ALGORITHM FOR ROW-BASED LAYOUTS-
dc.typeArticle-
dc.contributor.affiliatedAuthorSHIN, H-
dc.identifier.doi10.1049/el:19931005-
dc.identifier.scopusid2-s2.0-0027644924-
dc.identifier.wosidA1993MG40600008-
dc.identifier.bibliographicCitationELECTRONICS LETTERS, v.29, no.17, pp.1508 - 1509-
dc.relation.isPartOfELECTRONICS LETTERS-
dc.citation.titleELECTRONICS LETTERS-
dc.citation.volume29-
dc.citation.number17-
dc.citation.startPage1508-
dc.citation.endPage1509-
dc.type.rimsART-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.subject.keywordAuthorALGORITHMS-
dc.subject.keywordAuthorCIRCUIT LAYOUT CAD-
dc.subject.keywordAuthorSIMULATED ANNEALING-
dc.identifier.urlhttps://digital-library.theiet.org/content/journals/10.1049/el_19931005-
Files in This Item
Go to Link
Appears in
Collections
COLLEGE OF ENGINEERING SCIENCES > SCHOOL OF ELECTRICAL ENGINEERING > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE