COMBINED HIERARCHICAL PLACEMENT ALGORITHM FOR ROW-BASED LAYOUTS
DC Field | Value | Language |
---|---|---|
dc.contributor.author | KIM, C | - |
dc.contributor.author | KIM, W | - |
dc.contributor.author | SHIN, H | - |
dc.contributor.author | RHEE, K | - |
dc.contributor.author | CHUNG, H | - |
dc.contributor.author | KIM, J | - |
dc.date.accessioned | 2021-06-24T01:10:06Z | - |
dc.date.available | 2021-06-24T01:10:06Z | - |
dc.date.created | 2021-01-21 | - |
dc.date.issued | 1993-08 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/erica/handle/2021.sw.erica/47074 | - |
dc.description.abstract | A hierarchial placement algorithm which combines mincut partitioning and simulated annealing has been developed. The objective of mincut partitioning is to minimise the number of crossing nets, while the objective of placement by simulated annealing is usually to minimise the total estimated wire length. The combined placement algorithm can optimise both the routing density and the estimated wire length. For efficiency, the placement is performed using multiple levels of hierarchy in the top-down direction. Several standard-cell and sea-of-gates (SOG) circuits are placed using this algorithm and promising results am obtained. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEE-INST ELEC ENG | - |
dc.title | COMBINED HIERARCHICAL PLACEMENT ALGORITHM FOR ROW-BASED LAYOUTS | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | SHIN, H | - |
dc.identifier.doi | 10.1049/el:19931005 | - |
dc.identifier.scopusid | 2-s2.0-0027644924 | - |
dc.identifier.wosid | A1993MG40600008 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.29, no.17, pp.1508 - 1509 | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 29 | - |
dc.citation.number | 17 | - |
dc.citation.startPage | 1508 | - |
dc.citation.endPage | 1509 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | ALGORITHMS | - |
dc.subject.keywordAuthor | CIRCUIT LAYOUT CAD | - |
dc.subject.keywordAuthor | SIMULATED ANNEALING | - |
dc.identifier.url | https://digital-library.theiet.org/content/journals/10.1049/el_19931005 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
55 Hanyangdeahak-ro, Sangnok-gu, Ansan, Gyeonggi-do, 15588, Korea+82-31-400-4269 sweetbrain@hanyang.ac.kr
COPYRIGHT © 2021 HANYANG UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.