Vertical stack array of one-time programmable nonvolatile memory based on pn-junction diode and its operation scheme for faster access
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Cho, Seongjae | - |
dc.contributor.author | Jung, Sunghun | - |
dc.contributor.author | Kim, Sungjun | - |
dc.contributor.author | Park, Byung-Gook | - |
dc.date.available | 2020-02-28T22:41:49Z | - |
dc.date.created | 2020-02-06 | - |
dc.date.issued | 2014-02 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/14045 | - |
dc.description.abstract | In this work, a three-dimensional (3-D) architecture of one-time programmable (OTP) nonvolatile memory (NVM) arrays is introduced and its viable process integration and operation method are schemed. Vertical stack architecture is highly persued for higher-level integration and NVMs based on devices free from transistors and charge trapping layers would be one of the candidates. In this work, in an effort for the NVM technology trend, architecture, fabrication process, and operation scheme for faster data access are studied in depth. Silicon (Si) pn-junction diode is focused by its virtues of cost-effectiveness, process maturity, and compatibility to peripheral Si CMOS circuits. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.title | Vertical stack array of one-time programmable nonvolatile memory based on pn-junction diode and its operation scheme for faster access | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000333894400008 | - |
dc.identifier.doi | 10.1587/elex.11.20131041 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.11, no.4 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.scopusid | 2-s2.0-84896885527 | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 11 | - |
dc.citation.number | 4 | - |
dc.contributor.affiliatedAuthor | Cho, Seongjae | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | vertical stack | - |
dc.subject.keywordAuthor | one-time programmable (OTP) memory | - |
dc.subject.keywordAuthor | nonvolatile memory (NVM) | - |
dc.subject.keywordAuthor | pn-junction diode | - |
dc.subject.keywordAuthor | three-dimensional (3-D) architecture | - |
dc.subject.keywordAuthor | metal-insulator-semiconductor (MIS) | - |
dc.subject.keywordPlus | FLASH MEMORY | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.