Vertical stack array of one-time programmable nonvolatile memory based on pn-junction diode and its operation scheme for faster access
- Authors
- Cho, Seongjae; Jung, Sunghun; Kim, Sungjun; Park, Byung-Gook
- Issue Date
- Feb-2014
- Publisher
- IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
- Keywords
- vertical stack; one-time programmable (OTP) memory; nonvolatile memory (NVM); pn-junction diode; three-dimensional (3-D) architecture; metal-insulator-semiconductor (MIS)
- Citation
- IEICE ELECTRONICS EXPRESS, v.11, no.4
- Journal Title
- IEICE ELECTRONICS EXPRESS
- Volume
- 11
- Number
- 4
- URI
- https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/14045
- DOI
- 10.1587/elex.11.20131041
- ISSN
- 1349-2543
- Abstract
- In this work, a three-dimensional (3-D) architecture of one-time programmable (OTP) nonvolatile memory (NVM) arrays is introduced and its viable process integration and operation method are schemed. Vertical stack architecture is highly persued for higher-level integration and NVMs based on devices free from transistors and charge trapping layers would be one of the candidates. In this work, in an effort for the NVM technology trend, architecture, fabrication process, and operation scheme for faster data access are studied in depth. Silicon (Si) pn-junction diode is focused by its virtues of cost-effectiveness, process maturity, and compatibility to peripheral Si CMOS circuits.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - IT융합대학 > 전자공학과 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/14045)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.