Ni/GeOx/p(+) Si resistive-switching random-access memory with full Si processing compatibility and its characterization and modeling
- Authors
- Lee, Jae Yoon; Kim, Youngmin; Kim, Min-Hwi; Go, Seoyeon; Ryu, Seung Wook; Lee, Jae Yeon; Ha, Tae Jung; Kim, Soo Gil; Cho, Seongjae; Park, Byung-Gook
- Issue Date
- Mar-2019
- Publisher
- PERGAMON-ELSEVIER SCIENCE LTD
- Citation
- VACUUM, v.161, pp.63 - 70
- Journal Title
- VACUUM
- Volume
- 161
- Start Page
- 63
- End Page
- 70
- URI
- https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/1756
- DOI
- 10.1016/j.vacuum.2018.12.020
- ISSN
- 0042-207X
- Abstract
- In this study, a fully Si-compatible resistive-switching random-access memory (ReRAM) employing GeOx as the switching layer is fabricated, analyzed, and characterized. I-V curves and endurance characteristics have been obtained from the measurement of fabricated GeOx ReRAM devices. From the measurement results, the size dependence of the operation voltages is investigated. Here, we have carefully prepared the methods for GeOx switching layer and its interfaces. Physical vapor deposition (PVD) by an evaporator and subsequent thermal oxidation are the key processes for the switching layer. Additional annealing was performed and its effects on device performances have been closely investigated. It was revealed from the measurement results that the forming voltage of the GeOx ReRAM cell was lower than set voltage. This merit of forming-freeness gets rid of the necessity of preparing an additional voltage scheme and relatively complicated peripheral circuit for generating the forming voltage which is the highest value among the operation voltages in most cases. The low-resistance state (LRS) and high-resistance state (HRS) current ratio is larger than 10(3) and the number of endurance cycles reaches 400 even under the harsh condition of DC sweep mode. At the end of this study, a DC compact model for the fabricated ReRAM cell is schemed intuitively by simple elements including variable resistors, capacitors, and switches. The components in the conceived model are allowed to have highly accurate values by figuring out the predominant conduction mechanism and comparing with the measurement results in the recursive manner. The systematic study embracing process architecture, device fabrication and characterization, and circuit modeling would be highly beneficial in the array and system level architecture design.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - IT융합대학 > 전자공학과 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/1756)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.