A Reusable Code-Based SAR ADC Design With CDAC Compiler and Synthesizable Analog Building Blocks
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Seo, Min-Jae | - |
dc.contributor.author | Roh, Yi-Ju | - |
dc.contributor.author | Chang, Dong-Jin | - |
dc.contributor.author | Kim, Wan | - |
dc.contributor.author | Kim, Ye-Dam | - |
dc.contributor.author | Ryu, Seung-Tak | - |
dc.date.accessioned | 2022-03-07T05:40:22Z | - |
dc.date.available | 2022-03-07T05:40:22Z | - |
dc.date.created | 2022-03-06 | - |
dc.date.issued | 2018-12 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/83652 | - |
dc.description.abstract | This brief proposes a code-reusable design methodology for synthesizable successive approximation register (SAR) ADCs based on the digital design flow to significantly reduce design effort. The SAR ADCs are composed of a capacitor-DAC (CDAC) macro cell generated by a CDAC compiler and analog functional blocks implemented utilizing digital standard cells. Two prototypes of SAR ADCs (12-bit 100 kS/s and 11-bit 50 MS/s) are fabricated in different CMOS processes (180 nm and 28 nm). The prototype ADCs prove the effectiveness of the proposed design methodology with comparable performances with full-custom designed SAR ADCs. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.title | A Reusable Code-Based SAR ADC Design With CDAC Compiler and Synthesizable Analog Building Blocks | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000451260100019 | - |
dc.identifier.doi | 10.1109/TCSII.2018.2822811 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.65, no.12, pp.1904 - 1908 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.scopusid | 2-s2.0-85057398922 | - |
dc.citation.endPage | 1908 | - |
dc.citation.startPage | 1904 | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.volume | 65 | - |
dc.citation.number | 12 | - |
dc.contributor.affiliatedAuthor | Seo, Min-Jae | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | Design methodology | - |
dc.subject.keywordAuthor | successive approximation register (SAR) ADC | - |
dc.subject.keywordAuthor | capacitor-DAC (CDAC) compiler | - |
dc.subject.keywordAuthor | analog circuit synthesis | - |
dc.subject.keywordAuthor | skewed NAND-based comparator | - |
dc.subject.keywordAuthor | synthesizable bootstrapped switch | - |
dc.subject.keywordAuthor | standard cell | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.