High-performance and low-energy approximate full adder design for error-resilient image processing
- Authors
- Shahrokhi, S.H.; Hosseinzadeh, M.; Reshadi, M.; Gorgin, S.
- Issue Date
- Jun-2022
- Publisher
- TAYLOR & FRANCIS LTD
- Keywords
- Approximate computing; CNFET; full adder; high-speed; low-energy
- Citation
- International Journal of Electronics, v.109, no.6, pp.1059 - 1079
- Journal Title
- International Journal of Electronics
- Volume
- 109
- Number
- 6
- Start Page
- 1059
- End Page
- 1079
- URI
- https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/84463
- DOI
- 10.1080/00207217.2021.1966662
- ISSN
- 0020-7217
- Abstract
- Full Adder cell is the main building block of larger arithmetic circuits and often is placed along their critical path. Therefore, it is a vital task to design high-performance and low-energy Full Adder cells. In this paper, a novel inexact Full Adder cell is proposed based on carbon nanotube field-effect transistor (CNFET) technology. Comprehensive simulations are carried out at the transistor level by the HSPICE simulator applying the 32 nm Stanford library model. The operation of the proposed cell is investigated with different supply voltages, output loads, ambient temperatures, and operating frequencies. At the application level, the proposed cell is applied to the image blending system by MATLAB software. Simulation results confirm that the proposed cell outperforms its counterparts in terms of both transistor and application-level metrics such as delay, power-delay product (PDP), energy-delay product (EDP), peak signal-to-noise ratio (PSNR), and structural similarity (SSIM) index. © 2021 Informa UK Limited, trading as Taylor & Francis Group.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - ETC > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.