An Output Bandwidth Optimized 200-Gb/s PAM-4 100-Gb/s NRZ Transmitter With 5-Tap FFE in 28-nm CMOS
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Wang, Zhongkai | - |
dc.contributor.author | Choi, Minsoo | - |
dc.contributor.author | Lee, Kyoungtae | - |
dc.contributor.author | Park, Kwanseo | - |
dc.contributor.author | Liu, Zhaokai | - |
dc.contributor.author | Biswas, Ayan | - |
dc.contributor.author | Han, Jaeduk | - |
dc.contributor.author | Du, Sijun | - |
dc.contributor.author | Alon, Elad | - |
dc.date.accessioned | 2022-07-06T13:21:02Z | - |
dc.date.available | 2022-07-06T13:21:02Z | - |
dc.date.created | 2021-11-22 | - |
dc.date.issued | 2021-09 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/141012 | - |
dc.description.abstract | This article presents a 200-Gb/s pulse amplitude-modulation four-level (PAM-4) and 100-Gb/s non-return-to-zero (NRZ) transmitter (TX) in 28-nm CMOS technology. To achieve the target data rate, the output bandwidth and swing of the proposed TX are optimized by minimizing the output capacitance of the 4:1 multiplexer (MUX) and driver stage with pull-up current sources and adopting a fully reconfigurable 5-tap feed-forward equalizer (FFE). The key circuit includes a segmented 8:4 MUX and 4:1 MUX/driver, a thermal encoder and retimer, and a flexible clock distribution network. Using the layout generated with Berkeley Analog Generator (BAG), the proposed TX achieves an eye opening with >52.9-mV eye height, 0.36 UI eye width, >98% RLM, and 4.63 pJ/b at 200-Gb/s PAM-4 signaling under >6-dB channel loss at 50 GHz, demonstrating the highest data rate achieved using a planar process. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | An Output Bandwidth Optimized 200-Gb/s PAM-4 100-Gb/s NRZ Transmitter With 5-Tap FFE in 28-nm CMOS | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Han, Jaeduk | - |
dc.identifier.doi | 10.1109/JSSC.2021.3109562 | - |
dc.identifier.scopusid | 2-s2.0-85115160169 | - |
dc.identifier.wosid | 000733548900001 | - |
dc.identifier.bibliographicCitation | IEEE Journal of Solid-State Circuits, v.57, no.1, pp.1 - 11 | - |
dc.relation.isPartOf | IEEE Journal of Solid-State Circuits | - |
dc.citation.title | IEEE Journal of Solid-State Circuits | - |
dc.citation.volume | 57 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 11 | - |
dc.type.rims | ART | - |
dc.type.docType | Article; Early Access | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | Bandwidth | - |
dc.subject.keywordPlus | Capacitance | - |
dc.subject.keywordPlus | CMOS integrated circuits | - |
dc.subject.keywordPlus | Flexible electronics | - |
dc.subject.keywordPlus | Transmitters | - |
dc.subject.keywordPlus | 4:1 multiplexer | - |
dc.subject.keywordPlus | CMOS technology | - |
dc.subject.keywordPlus | Current sources | - |
dc.subject.keywordPlus | Feedforward equalizer | - |
dc.subject.keywordPlus | Non-return to zeros | - |
dc.subject.keywordPlus | Reconfigurable | - |
dc.subject.keywordPlus | Target data rate | - |
dc.subject.keywordPlus | Transmitters (Tx) | - |
dc.subject.keywordPlus | Pulse amplitude modulation | - |
dc.subject.keywordAuthor | 28 nm | - |
dc.subject.keywordAuthor | 4:1 multiplexer (MUX) | - |
dc.subject.keywordAuthor | Bandwidth | - |
dc.subject.keywordAuthor | Berkeley Analog Generator (BAG) | - |
dc.subject.keywordAuthor | clock distribution | - |
dc.subject.keywordAuthor | Clocks | - |
dc.subject.keywordAuthor | Computer architecture | - |
dc.subject.keywordAuthor | four-level pulse-amplitude modulation (PAM-4) | - |
dc.subject.keywordAuthor | Generators | - |
dc.subject.keywordAuthor | Optical signal processing | - |
dc.subject.keywordAuthor | Pulse generation | - |
dc.subject.keywordAuthor | pulse generator | - |
dc.subject.keywordAuthor | quarter-rate | - |
dc.subject.keywordAuthor | SerDes | - |
dc.subject.keywordAuthor | transmitter (TX) | - |
dc.subject.keywordAuthor | Voltage | - |
dc.subject.keywordAuthor | wireline. | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/9538391 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.