Core-level DVFS for Spatial Multitasking GPUs
- Authors
- Cha, Jehee; Kim, Jiho; Park, Yongjun
- Issue Date
- Oct-2019
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- DVFS; GPU; Multitasking
- Citation
- IEEE Region 10 Annual International Conference, Proceedings/TENCON, v.2018-October, pp.1525 - 1528
- Indexed
- SCOPUS
- Journal Title
- IEEE Region 10 Annual International Conference, Proceedings/TENCON
- Volume
- 2018-October
- Start Page
- 1525
- End Page
- 1528
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/147093
- DOI
- 10.1109/TENCON.2018.8650072
- ISSN
- 2159-3442
- Abstract
- DVFS (Dynamic voltage frequency scaling) is one of the most widely used power management technologies employed to improve the performance or minimize the power consumption by controlling voltages and frequencies in real time. When applying device-level DVFS in graphics processing units (GPUs) that support spatial multitasking, it is difficult to determine the optimal DVFS status when multiple running kernels have different characteristics. To solve the problem, we created a GPU simulator that can operate at different streaming multiprocessor frequencies according to the characteristics of the assigned kernel and compared it with a single-clock-based spatial multitasking GPU simulator.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 컴퓨터소프트웨어학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/147093)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.