Conditional termination check min-sum algorithm for efficient LDPC decoders
- Authors
- Cho, Keol; Chung, Ki-Seok
- Issue Date
- Dec-2015
- Publisher
- IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
- Keywords
- low-power LDPC decoder; min-sum algorithm
- Citation
- IEICE ELECTRONICS EXPRESS, v.12, no.24, pp.1 - 6
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEICE ELECTRONICS EXPRESS
- Volume
- 12
- Number
- 24
- Start Page
- 1
- End Page
- 6
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/155768
- DOI
- 10.1587/elex.12.20150738
- ISSN
- 1349-2543
- Abstract
- Conditional termination check min-sum algorithm (MSA) using the difference of the first two minima is proposed for faster decoding speed and lower power consumption of low-density parity-check (LDPC) code decoders. Judging from the size of the difference in LDPC decoding scheduling, the proposed method dynamically decides whether the termination checking steps will be skipped or not. The simulation results show that the decoding speed is improved up to 7%, and the power consumption is reduced by up to 16.43% without any loss of error correcting performance. Also, the additional hardware cost of the proposed method is negligible compared to conventional LDPC decoders.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/155768)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.