Carrier transport mechanisms of multilevel nonvolatile memory devices with a floating gate consisting of hybrid organic/inorganic nanocomposites
- Authors
- Kim, Yu Na; Yun, Dong Yeol; Arul, Narayanasamy Sabari; Kim, Tae Whan
- Issue Date
- Feb-2015
- Publisher
- ELSEVIER SCIENCE BV
- Keywords
- Nonvolatile memory devices; CZTS nanoparticles; PVP; C-V hysteresis; Hybrid nanocomposite
- Citation
- ORGANIC ELECTRONICS, v.17, pp.270 - 274
- Indexed
- SCIE
SCOPUS
- Journal Title
- ORGANIC ELECTRONICS
- Volume
- 17
- Start Page
- 270
- End Page
- 274
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/157967
- DOI
- 10.1016/j.orgel.2014.12.011
- ISSN
- 1566-1199
- Abstract
- Nonvolatile memory devices based on a poly(4-vinylphenol) (PVP) layer containing Cu2ZnSnS4 (CZTS) nanoparticles were fabricated by using a simple spin-coating method. An energy dispersive spectrum revealed that the CZTS nanoparticles were Cu poor and Zn rich. Transmission electron microscopy images showed that the CZTS nanoparticles were randomly distributed in the PVP layer. Capacitance-voltage (C-V) curves for Al/CZTS nanoparticles embedded in PVP layer/p-Si devices at 1 MHz showed a hysteresis with flat-band voltage (V-fb) shifts, which resulted from the existence of CZTS nanoparticles acting as trap sites in the memory devices. The magnitudes of the V-fb corresponding to the memory window shifts between 1.0 and 2.5 V, as determined from the C-V data at 1 MHz, were dependent on the voltages applied to the memory device, indicative of multilevel characteristics for the memory effect. The operating mechanisms of the writing and the erasing processes for Al/CZTS nanoparticles embedded in PVP layer/p-Si devices are described on the basis of the C-V results and the energy-band diagrams.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.