Dynamic voltage and frequency scaling scheme for an adaptive LDPC decoder using SNR estimationopen access
- Authors
- Ahn, Youngho; Park, Joo-yul; Chung, Ki-Seok
- Issue Date
- Nov-2013
- Publisher
- SPRINGEROPEN
- Keywords
- LDPC decoder; SNR estimation; DVFS
- Citation
- EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, pp.1 - 10
- Indexed
- SCIE
SCOPUS
- Journal Title
- EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING
- Start Page
- 1
- End Page
- 10
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/161585
- DOI
- 10.1186/1687-1499-2013-255
- ISSN
- 1687-1472
- Abstract
- In this paper, we propose a low-power adaptive low-density parity check (LDPC) decoder that utilizes dynamic voltage and frequency scaling to reduce power consumption. Most existing adaptive LDPC decoders have focused only on the decoding performance based on the signal-to-noise ratio (SNR) estimation. However, significant idle power is consumed when the decoder awaits the next frame after processing a frame. In mobile communication standards such as China Mobile Multimedia Broadcasting and Digital Video Broadcasting Satellite Second Generation, adaptive coding and modulation has been adopted. Thus, it is possible to reduce the power consumption efficiently by using the SNR estimation. In this paper, we apply a customized frequency selection scheme and a variable voltage generation scheme to an adaptive LDPC decoder to reduce the dynamic power consumption. The proposed schemes result in a reduction of 44% in the energy consumption of an LDPC decoder implemented using 0.18-mu m complementary metal-oxide-semiconductor technology.
- Files in This Item
-
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/161585)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.