Electrical Properties of Silicon Nanowire Fabricated by Patterning and Oxidation Process
- Authors
- Lee, Min-Hyun; Kim, Hyun-Mi; Lee, Hyo-Sung; Nam, Sung-Wook; Park, Wanjun; Kim, Ki-Bum
- Issue Date
- May-2012
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- Field-effect transistors (FETs); nanowires; silicon devices
- Citation
- IEEE TRANSACTIONS ON NANOTECHNOLOGY, v.11, no.3, pp.565 - 569
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON NANOTECHNOLOGY
- Volume
- 11
- Number
- 3
- Start Page
- 565
- End Page
- 569
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/165674
- DOI
- 10.1109/TNANO.2012.2186150
- ISSN
- 1536-125X
- Abstract
- We are reporting electrical properties of Si nanowire field-effect transistors with a Schottky barrier formed at the electrodes. The channel widths are varied using a top-down process of electron-beam patterning followed by surface oxidation from a few micrometers to the sub-10-nm level. The field-effect mobility increases gradually with decreasing channel width to 20 nm. On the other hand, the mobility decreases drastically when the channel width is smaller than 20 nm. The mobility enhancement is attributed to the stress build up during the oxidation of nanowire, while the drastic mobility degradation observed below a 20-nm linewidth is attributed to the surface scattering of electrons caused by the high surface/volume ratio of nanowire. The highest mobility value was obtained at a 20-nm linewidth with a value of similar to 1270 cm(2)/Vs.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/165674)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.