Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Fully Gravure Printed Half Adder on Plastic Foils

Authors
Noh, JinsooKim, SunghoJung, KyunghwanKim, JoonseokCho, SunghoCho, Gyoujin
Issue Date
Nov-2011
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Keywords
Adders; half adder; printed logic gates; roll-to-roll (R2R) gravure printing process
Citation
IEEE ELECTRON DEVICE LETTERS, v.32, no.11, pp.1555 - 1557
Indexed
SCIE
SCOPUS
Journal Title
IEEE ELECTRON DEVICE LETTERS
Volume
32
Number
11
Start Page
1555
End Page
1557
URI
https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167226
DOI
10.1109/LED.2011.2165695
ISSN
0741-3106
Abstract
All-printed half adders will be the first step to the way of printing an arithmetic logic unit which will be further expanded to printing microprocessors directly onto flexible plastic foils. In this letter, the half-adder circuit has been constructed using an all gravure printing process on poly(ethylene terephtalate) foils. To successfully operate the printed half adder, we first simulate the half adder using the parameters extracted from gravure-printed single-walled carbon nanotube (SWNT)-based thin-film transistors (TFTs) to provide a tolerable range of fluctuations of electrical parameters of the gravure-printed SWNT-based TFTs. Based on the close comparison between simulation results and attained electrical parameters of printed TFTs, controlling waviness of printed drain-source electrodes has been found to be a key factor for successfully executing the function of a printed half adder on the plastic foils.
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Cho, Sung Ho photo

Cho, Sung Ho
COLLEGE OF ENGINEERING (SCHOOL OF ELECTRONIC ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE