Write buffer-aware address mapping for NAND flash memory devices
- Authors
- Park, Sungmin; Jung, Hoyoung; Shim, Hyoki; Kang, Sooyong; Cha, JaeHyuk
- Issue Date
- Sep-2008
- Publisher
- IEEE
- Citation
- 2008 IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, MASCOTS, pp.1 - 2
- Indexed
- SCOPUS
- Journal Title
- 2008 IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, MASCOTS
- Start Page
- 1
- End Page
- 2
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/171849
- DOI
- 10.1109/MASCOT.2008.4770592
- ISSN
- 0000-0000
- Abstract
- By using small-sized, next-generation NVRAM (such as MRAM, FeRAM and PRAM) as a write buffer, we can improve the overall performance of the NAND flash memorybased storage systems. However, traditional address mapping algorithms in Flash Translation Layer (FTL) software were designed without any consideration of the existence of write buffer. In this paper, we propose a novel write buffer-aware flash translation layer algorithm, optimistic FTL, which is designed to harmonize well with NVRAM write buffers. Simulation results show that the proposed optimistic FTL outperforms previous log block-based FTL algorithms.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 컴퓨터소프트웨어학부 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.