A Ring-Oscillator Sub-Sampling PLL With Hybrid Loop Using Generator-Based Design Flow
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Wang, Zhongkai | - |
dc.contributor.author | Choi, Minsoo | - |
dc.contributor.author | Wright, John | - |
dc.contributor.author | Lee, Kyoungtae | - |
dc.contributor.author | Liu, Zhaokai | - |
dc.contributor.author | Yin, Bozhi | - |
dc.contributor.author | Han, Jaeduk | - |
dc.contributor.author | Du, Sijun | - |
dc.contributor.author | Alon, Elad | - |
dc.date.accessioned | 2022-12-20T10:37:32Z | - |
dc.date.available | 2022-12-20T10:37:32Z | - |
dc.date.created | 2022-12-07 | - |
dc.date.issued | 2022-05 | - |
dc.identifier.issn | 0271-4310 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/173246 | - |
dc.description.abstract | We present a ring-oscillator-based sub-sampling phase-locked loop (PLL) using a generator-based design flow. A hybrid loop with a delta-sigma (Delta Sigma) modulator is applied to reduce the loop filter (LF) area and the control ripple. The generator automatically produces the ring oscillator and PLL to meet the provided specifications. The 10-GHz PLL instance implemented in 28-nm planar process achieves RMS jitter of}299.5 fs and power of 9.9 mW from a 1-V supply. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A Ring-Oscillator Sub-Sampling PLL With Hybrid Loop Using Generator-Based Design Flow | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Han, Jaeduk | - |
dc.identifier.doi | 10.1109/ISCAS48785.2022.9937615 | - |
dc.identifier.scopusid | 2-s2.0-85142512556 | - |
dc.identifier.wosid | 000946638603019 | - |
dc.identifier.bibliographicCitation | Proceedings - IEEE International Symposium on Circuits and Systems, v.2022-May, pp.2881 - 2885 | - |
dc.relation.isPartOf | Proceedings - IEEE International Symposium on Circuits and Systems | - |
dc.citation.title | Proceedings - IEEE International Symposium on Circuits and Systems | - |
dc.citation.volume | 2022-May | - |
dc.citation.startPage | 2881 | - |
dc.citation.endPage | 2885 | - |
dc.type.rims | ART | - |
dc.type.docType | Proceedings Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | Modulators | - |
dc.subject.keywordPlus | Phase locked loops | - |
dc.subject.keywordPlus | A-RINGS | - |
dc.subject.keywordPlus | Delta sigma modulator | - |
dc.subject.keywordPlus | Delta-sigma | - |
dc.subject.keywordPlus | Design flows | - |
dc.subject.keywordPlus | Hybrid | - |
dc.subject.keywordPlus | Phase-locked loop generator | - |
dc.subject.keywordPlus | Ring oscillator | - |
dc.subject.keywordPlus | Sampling phasis | - |
dc.subject.keywordPlus | Sigma delta | - |
dc.subject.keywordPlus | Sub-sampling | - |
dc.subject.keywordAuthor | hybrid | - |
dc.subject.keywordAuthor | PLL | - |
dc.subject.keywordAuthor | PLL generator | - |
dc.subject.keywordAuthor | ring oscillator | - |
dc.subject.keywordAuthor | sub-sampling | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/9937615 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.