Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A Ring-Oscillator Sub-Sampling PLL With Hybrid Loop Using Generator-Based Design Flow

Full metadata record
DC Field Value Language
dc.contributor.authorWang, Zhongkai-
dc.contributor.authorChoi, Minsoo-
dc.contributor.authorWright, John-
dc.contributor.authorLee, Kyoungtae-
dc.contributor.authorLiu, Zhaokai-
dc.contributor.authorYin, Bozhi-
dc.contributor.authorHan, Jaeduk-
dc.contributor.authorDu, Sijun-
dc.contributor.authorAlon, Elad-
dc.date.accessioned2022-12-20T10:37:32Z-
dc.date.available2022-12-20T10:37:32Z-
dc.date.created2022-12-07-
dc.date.issued2022-05-
dc.identifier.issn0271-4310-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/173246-
dc.description.abstractWe present a ring-oscillator-based sub-sampling phase-locked loop (PLL) using a generator-based design flow. A hybrid loop with a delta-sigma (Delta Sigma) modulator is applied to reduce the loop filter (LF) area and the control ripple. The generator automatically produces the ring oscillator and PLL to meet the provided specifications. The 10-GHz PLL instance implemented in 28-nm planar process achieves RMS jitter of}299.5 fs and power of 9.9 mW from a 1-V supply.-
dc.language영어-
dc.language.isoen-
dc.publisherInstitute of Electrical and Electronics Engineers Inc.-
dc.titleA Ring-Oscillator Sub-Sampling PLL With Hybrid Loop Using Generator-Based Design Flow-
dc.typeArticle-
dc.contributor.affiliatedAuthorHan, Jaeduk-
dc.identifier.doi10.1109/ISCAS48785.2022.9937615-
dc.identifier.scopusid2-s2.0-85142512556-
dc.identifier.wosid000946638603019-
dc.identifier.bibliographicCitationProceedings - IEEE International Symposium on Circuits and Systems, v.2022-May, pp.2881 - 2885-
dc.relation.isPartOfProceedings - IEEE International Symposium on Circuits and Systems-
dc.citation.titleProceedings - IEEE International Symposium on Circuits and Systems-
dc.citation.volume2022-May-
dc.citation.startPage2881-
dc.citation.endPage2885-
dc.type.rimsART-
dc.type.docTypeProceedings Paper-
dc.description.journalClass1-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.subject.keywordPlusModulators-
dc.subject.keywordPlusPhase locked loops-
dc.subject.keywordPlusA-RINGS-
dc.subject.keywordPlusDelta sigma modulator-
dc.subject.keywordPlusDelta-sigma-
dc.subject.keywordPlusDesign flows-
dc.subject.keywordPlusHybrid-
dc.subject.keywordPlusPhase-locked loop generator-
dc.subject.keywordPlusRing oscillator-
dc.subject.keywordPlusSampling phasis-
dc.subject.keywordPlusSigma delta-
dc.subject.keywordPlusSub-sampling-
dc.subject.keywordAuthorhybrid-
dc.subject.keywordAuthorPLL-
dc.subject.keywordAuthorPLL generator-
dc.subject.keywordAuthorring oscillator-
dc.subject.keywordAuthorsub-sampling-
dc.identifier.urlhttps://ieeexplore.ieee.org/document/9937615-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Han, Jaeduk photo

Han, Jaeduk
COLLEGE OF ENGINEERING (SCHOOL OF ELECTRONIC ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE