Capacitor-less memory-cell fabricated on nanoscale unstrained Si layer on strained SiGe layer-on-insulator
- Authors
- Kim, Seong-Je; Kim, Tae-Hyun; Shim, Tae-Hun; Park, Jea-Gun
- Issue Date
- Apr-2010
- Publisher
- AMER INST PHYSICS
- Citation
- APPLIED PHYSICS LETTERS, v.96, no.16, pp.1 - 3
- Indexed
- SCIE
SCOPUS
- Journal Title
- APPLIED PHYSICS LETTERS
- Volume
- 96
- Number
- 16
- Start Page
- 1
- End Page
- 3
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/175209
- DOI
- 10.1063/1.3402766
- ISSN
- 0003-6951
- Abstract
- We investigated the effect of the presence of strained SiGe layer inserted between unstrained Si and buried oxide layer and the Ge concentration in strained SiGe layer on the memory margin of capacitor-less memory-cell. We observed that memory margin of unstrained Si on strained SiGe-on-insulator capacitor-less memory-cells increases with the Ge concentration of the strained SiGe layer and obtained memory margin at the Ge concentration of 19 at% that was 3.2 times larger than that at the silicon-on-insulator capacitor-less memory-cell. This enhancement was due to the potential-barrier lowering increasing exponentially with the Ge concentration resulting from higher hole confinement in spite of the reduction in the saturated drain current.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/175209)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.