Performance analysis of hardware modules of the hash function ARIRANG
- Authors
- Lee, Jae Seong; Kim, Dong Kyue
- Issue Date
- Nov-2009
- Publisher
- IEEE
- Keywords
- ARIRANG; Hardware embodiment; Hash function
- Citation
- Proceedings of 2009 IEEE International Conference on Network Infrastructure and Digital Content, IEEE IC-NIDC2009, pp.1056 - 1060
- Indexed
- SCOPUS
- Journal Title
- Proceedings of 2009 IEEE International Conference on Network Infrastructure and Digital Content, IEEE IC-NIDC2009
- Start Page
- 1056
- End Page
- 1060
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/175874
- DOI
- 10.1109/ICNIDC.2009.5360905
- Abstract
- MD5 and SHA (Secure Hash Algorithm)-1 are international standards and widely used hash algorithms. Since these algorithms are getting vulnerable to attacks, NIST (National Institute of Standard and Technology) collected publicly SHA-3 although weaknesses of SHA-2[9] have not been found. ARIRANG[8] is a new hash algorithm and one of candidates for the SHA-3 competition. Compared with SHA-2, ARIRANG has more security intensity whereas its embodiment uses more resources. In this paper, we embodied hardware ARIRANG modules. Then, we compared the resource increments of the hardware ARIRANG module against the hardware SHA-2 module with the resource increments of the software module of them. We embodied the hardware module using the Verilog HDL and VHDL, and compared together. Also, our implementation contains a simplified SubBytes operation block using composite fields (GF((24)2) and GF(((22)2)2)) with an 8-bit look-up table in GF(28) .
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/175874)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.