Low Power and High Performance Level-up Shifters for Mobile Devices with Multi-V-DD
- Authors
- Jeon, Dong-Ik; Han, Kwang-Soo; Chung, Ki-Seok
- Issue Date
- Oct-2017
- Publisher
- IEEK PUBLICATION CENTER
- Keywords
- Level shifter; multi-V-DD; power gating
- Citation
- JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.17, no.5, pp.577 - 583
- Indexed
- SCIE
SCOPUS
KCI
- Journal Title
- JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
- Volume
- 17
- Number
- 5
- Start Page
- 577
- End Page
- 583
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/18755
- DOI
- 10.5573/JSTS.2017.17.5.577
- ISSN
- 1598-1657
- Abstract
- Reducing power consumption in a processor using multiple supply voltages is commonly adopted in mobile embedded systems. Level shifters are crucial components in such systems to interface two modules operating with different supply voltage levels. In this paper, we propose two low power and high performance level-up shifters called dual step level-up shifter (DSLS) and stacked dual step level-up shifter (SDSLS). DSLS has a dual step buffer structure to improve the speed and the circuit size over conventional level-up shifters as well as power consumption by avoiding contention. SDSLS is proposed to improve DSLS further for low power consumption by utilizing transistor stacking. By selectively using these two level-up shifters according to the difference between high and low supply voltages, delay is reduced by up to 79.0% and power consumption is reduced by up to 50.2%.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/18755)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.